Case Study on Integrated Architecture for In-Memory and In-Storage Computing

被引:2
|
作者
Kim, Manho [1 ]
Kim, Sung-Ho [1 ]
Lee, Hyuk-Jae [1 ]
Rhee, Chae-Eun [2 ]
机构
[1] Seoul Natl Univ, Dept Elect Engn, Seoul 08826, South Korea
[2] Inha Univ, Dept Informat & Commun Engn, Incheon 22212, South Korea
基金
新加坡国家研究基金会;
关键词
near data processing; processing in memory; in-storage computing; POWER; MODEL;
D O I
10.3390/electronics10151750
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Since the advent of computers, computing performance has been steadily increasing. Moreover, recent technologies are mostly based on massive data, and the development of artificial intelligence is accelerating it. Accordingly, various studies are being conducted to increase the performance and computing and data access, together reducing energy consumption. In-memory computing (IMC) and in-storage computing (ISC) are currently the most actively studied architectures to deal with the challenges of recent technologies. Since IMC performs operations in memory, there is a chance to overcome the memory bandwidth limit. ISC can reduce energy by using a low power processor inside storage without an expensive IO interface. To integrate the host CPU, IMC and ISC harmoniously, appropriate workload allocation that reflects the characteristics of the target application is required. In this paper, the energy and processing speed are evaluated according to the workload allocation and system conditions. The proof-of-concept prototyping system is implemented for the integrated architecture. The simulation results show that IMC improves the performance by 4.4 times and reduces total energy by 4.6 times over the baseline host CPU. ISC is confirmed to significantly contribute to energy reduction.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] An Efficient In-Memory Computing Architecture for Image Enhancement in AI Applications
    Bettayeb, Meriem
    Zayer, Fakhreddine
    Abunahla, Heba
    Gianini, Gabriele
    Mohammad, Baker
    IEEE ACCESS, 2022, 10 : 48229 - 48241
  • [22] An In-Memory-Computing Binary Neural Network Architecture With In-Memory Batch Normalization
    Rege, Prathamesh Prashant
    Yin, Ming
    Parihar, Sanjay
    Versaggi, Joseph
    Nemawarkar, Shashank
    IEEE ACCESS, 2024, 12 : 190889 - 190896
  • [23] In-memory computing with ferroelectrics
    Rui Yang
    Nature Electronics, 2020, 3 : 237 - 238
  • [24] Computing In-Memory, Revisited
    Milojicic, Dejan
    Bresniker, Kirk
    Campbell, Gary
    Faraboschi, Paolo
    Strachan, John Paul
    Williams, Stan
    2018 IEEE 38TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS (ICDCS), 2018, : 1300 - 1309
  • [25] Hyperspectral In-Memory Computing
    Latifpour, Mostafa Honari
    Park, Byoung Jun
    Yamamoto, Yoshihisa
    Suh, Myoung-Gyun
    2024 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION, OFC, 2024,
  • [26] Scalable In-Memory Computing
    Uta, Alexandru
    Sandu, Andreea
    Costache, Stefania
    Kielmann, Thilo
    2015 15TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING, 2015, : 805 - 810
  • [27] In-memory mechanical computing
    Tie Mei
    Chang Qing Chen
    Nature Communications, 14
  • [28] In-memory hyperdimensional computing
    Karunaratne, Geethan
    Le Gallo, Manuel
    Cherubini, Giovanni
    Benini, Luca
    Rahimi, Abbas
    Sebastian, Abu
    NATURE ELECTRONICS, 2020, 3 (06) : 327 - +
  • [29] In-memory mechanical computing
    Mei, Tie
    Chen, Chang Qing
    NATURE COMMUNICATIONS, 2023, 14 (01)
  • [30] In-memory hyperdimensional computing
    Geethan Karunaratne
    Manuel Le Gallo
    Giovanni Cherubini
    Luca Benini
    Abbas Rahimi
    Abu Sebastian
    Nature Electronics, 2020, 3 : 327 - 337