An Improved On-resistance High Voltage LDMOS with Junction Field Plate

被引:0
|
作者
Wei, Jie [1 ]
Luo, Xiaorong [1 ]
Shi, Xianlong [1 ]
Tian, Ruichao [1 ]
Zhang, Bo [1 ]
Li, Zhaoji [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
关键词
junction field plate (JFP); N+ floating layer (NFL); R-s; R-on; BV; linear doped;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An improved breakdown voltage LDMOS with reduced specific on-resistance is proposed and its mechanism is investigated. The LDMOS is characterized by a junction-type field plate (JFP) and an N floating layer (NFL) in the psubstrate. First, the linear doped JFP not only modulates the surface electric field (E-field) distribution of the drift region to make it more uniform and thus increases the breakdown voltage (BO, but also employs the P region in the JFP to deplete the Ndrift region in the off-state, and hence increases the drift region doping (N-d) and decreases the specific on-resistance (R-s,R- on). Second, the NFL is equal-potential in the lateral direction in the off-state, and it thus optimizes the E-field distributions at the source side and drain side; furthermore, the NFL in the p-sub introduces an additional PN junction in the vertical, both of which further improve the BV. Compared with a conventional LDMOS, the JFP NFL LDMOS increases the BV by 63.6% and reduces the R-s,R-on by 47.2%.
引用
收藏
页码:127 / 130
页数:4
相关论文
共 50 条
  • [31] High-Voltage Thin-SOI LDMOS With Ultralow ON-Resistance and Even Temperature Characteristic
    Wei, Jie
    Luo, Xiaorong
    Zhang, Yanhui
    Li, Pengcheng
    Zhou, Kun
    Zhang, Bo
    Li, Zhaoji
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (04) : 1637 - 1643
  • [32] The Mechanism of Field-Plate Induced the Breakdown Voltage Change of High Voltage LDMOS
    Shih, Ching-Kuei
    Liao, Chih-Cherng
    Nidhi, Karuna
    Kan, Kai-Chuan
    Chen, Ke-Horng
    Lee, Jian-Hsing
    2021 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2021, : 89 - 92
  • [33] An improved SOI LDMOS with buried field plate
    Wang, Ying
    Bao, Meng-tian
    Wang, Yi-Fan
    Yu, Cheng-hao
    Cao, Fei
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 340 - 349
  • [34] Folded gate LDMOS transistor with low on-resistance and high transconductance
    Zhu, YZ
    Liang, YC
    Xu, SM
    Foo, PD
    Sin, JKO
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) : 2917 - 2928
  • [35] Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance
    Cao, Zhen
    Jiao, Licheng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 : 890 - 896
  • [36] Field-plate effects on the breakdown voltage of an integrated high-voltage LDMOS transistor
    Hossain, Z
    Ishiguro, T
    Tu, L
    Corleto, H
    Kuramae, F
    Nair, R
    ISPSD '04: PROCEEDINGS OF THE 16TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2004, : 237 - 240
  • [37] Optimisation of low voltage Field Plate LDMOS transistors
    Cortes, I.
    Morancho, F.
    Flores, D.
    Hidalgo, S.
    Rebollo, J.
    PROCEEDINGS OF THE 2009 SPANISH CONFERENCE ON ELECTRON DEVICES, 2009, : 475 - +
  • [38] Super junction LDMOS with enhanced dielectric layer electric field for high breakdown voltage
    王文廉
    张波
    李肇基
    半导体学报, 2011, 32 (02) : 28 - 32
  • [39] Analytical Model and New Structure of the Variable-k Dielectric Trench LDMOS With Improved Breakdown Voltage and Specific ON-Resistance
    Zhou, Kun
    Luo, Xiaorong
    Li, Zhaoji
    Zhang, Bo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (10) : 3334 - 3340
  • [40] Super junction LDMOS with enhanced dielectric layer electric field for high breakdown voltage
    Wang Wenlian
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (02)