Fault-Free Refinements for Interface Automata

被引：0
|
作者：
Schinko, Ayleen [1 ]
Vogler, Walter [1 ]
机构：
[1] Univ Augsburg, Inst Informat, Augsburg, Germany
来源：
2018 18TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN (ACSD) | 2018年
关键词：
D O I：
10.1109/ACSD.2018.00017
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A refinement preorder for a model of concurrent systems should be compositional (i.e. a precongruence for parallel composition) and should not introduce faults into a fault-free specification. Arguably, the coarsest such precongruence is the optimal refinement preorder. For the model of interface automata, faults are communication errors in the form of unexpected inputs. The respective optimal preorder has been characterized as the inclusion of two trace sets. Here, we extend this result by regarding also quiescence (quiescence and divergence resp.) as faults. The latter preorder is coarser, i.e. better, than an earlier preorder regarding errors, quiescence and divergence. We also present conjunction operators for our settings, avoiding flaws that can be found in the literature.
引用
收藏
页码：86 / 95
页数：10
相关论文
共 50 条
  • [31] Fault-Free Tilings of 3-by-n Rectangles Solution
    Boswell, J.
    Clark, J.
    Curtis, C.
    AMERICAN MATHEMATICAL MONTHLY, 2021, 128 (05): : 471 - 473
  • [32] ESTIMATION OF PARAMETERS OF FAULT-FREE OPERATION OF NONDUPLICATED ELECTRONIC EQUIPMENT
    KOROLKOV, IV
    TELECOMMUNICATIONS AND RADIO ENGINEER-USSR, 1966, (08): : 67 - &
  • [33] Fault-free cycles in folded hypercubes with more faulty elements
    Fu, Jung-Sheng
    INFORMATION PROCESSING LETTERS, 2008, 108 (05) : 261 - 263
  • [34] Fault-free pairwise independent Hamiltonian paths on faulty hypercubes
    Hsieh, Sun-Yuan
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 373 - 379
  • [35] FORMATION OF A STACKING FAULT-FREE REGION IN THERMALLY OXIDIZED SILICON
    SHIMIZU, H
    YOSHINAKA, A
    SUGITA, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS, 1978, 17 (05) : 767 - 771
  • [36] On the current behavior of faulty and fault-free ICs and the impact on diagnosis
    Thibeault, C
    Boisvert, L
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 202 - 210
  • [37] METHOD OF PARALLEL LOGIC SIMULATION OF FAULT-FREE AND FAULT DIGITAL CIRCUITS ON THE IBM PC
    ANDRYUHIN, A
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1994, (02): : 25 - 31
  • [38] Self-Confirming "AND" Logic Nanoparticles for Fault-Free MRI
    Choi, Jin-sil
    Lee, Jae-Hyun
    Shin, Tae-Hyun
    Song, Ho-Taek
    Kim, Eung Yeop
    Cheon, Jinwoo
    JOURNAL OF THE AMERICAN CHEMICAL SOCIETY, 2010, 132 (32) : 11015 - 11017
  • [39] Longest fault-free paths in star graphs with vertex faults
    Hsieh, SY
    Chen, GH
    Ho, CW
    THEORETICAL COMPUTER SCIENCE, 2001, 262 (1-2) : 215 - 227
  • [40] A growth interruption technique for stacking fault-free nanowire superlattices
    Mohseni, Parsian K.
    LaPierre, Ray R.
    NANOTECHNOLOGY, 2009, 20 (02)
12345