FPGA-based lookup circuit for session-based IP packet classification

被引：0
|
作者：
Abdelghani, Motasern [1 ]
Sezer, Sakir [1 ]
Garcia, Erni [1 ]
Mu, Jun [1 ]
Toal, Ciaran [1 ]
机构：
[1] Queens Univ Belfast, Inst Elect Commun & Informat Technol, Belfast BT12 6BJ, Antrim, North Ireland
来源：
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS | 2007年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present the architecture and implementation of an FPGA-based lookup circuit for a session-based IP packet classifier. The concept of session-based packet classification is summarized and the difference between the traditional- and session-based-classification is discussed. A preliminary hardware based architecture customised for FPGA technology is explored and its implementation using Altera Cyclone II technology is outlined A detailed circuit analysis is presented
引用
收藏
页码：619 / +
页数：3
相关论文
共 50 条
  • [1] Neural network based algorithms for IP lookup and packet classification
    Mahramian, M
    Yazdani, N
    Faez, K
    Taheri, H
    EURASIA-ICT 2002: INFORMATION AND COMMUNICATION TECHNOLOGY, PROCEEDINGS, 2002, 2510 : 204 - 211
  • [2] Realization of FPGA-based Packet Classification in Embedded System
    Wang Yong-gang
    Zhang Tao
    Zheng Yu-feng
    Yang Yang
    I2MTC: 2009 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3, 2009, : 911 - 915
  • [3] Three new neural network based algorithms for IP lookup and packet classification
    Mahramian, M
    Yazdani, N
    Taheri, H
    Faez, K
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY, 2005, 29 (B1): : 11 - 22
  • [4] An FPGA-based Priority Packet Queues
    Smekal, David
    Nemeth, Frantisek
    Dvorak, Jan
    IFAC PAPERSONLINE, 2019, 52 (27): : 377 - 381
  • [5] Performance Evaluation of Packet Classification on FPGA-based TCAM Emulation Architectures
    Zerbini, Carlos A.
    Finochietto, Jorge M.
    2012 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2012, : 2766 - 2771
  • [6] A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
    Jiang, Weirong
    Prasanna, Viktor K.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 24 - 31
  • [7] Packet Filtering for FPGA-Based Routing Accelerator
    Antos, David
    Rehak, Vojtech
    Holub, Petr
    CESNET CONFERENCE 2006: FIRST CESNET CONFERENCE ON ADVANCED COMMUNICATIONS AND GRIDS, 2006, : 161 - 173
  • [8] A multilayer neural network for IP lookup and packet classification
    Moallem, MM
    Yazdani, N
    Faez, K
    Taheri, H
    APCC 2003: 9TH ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1-3, PROCEEDINGS, 2003, : 924 - 928
  • [9] An IP packet forwarding technique based on partitioned lookup table
    Akhbarizadeh, MJ
    Nourani, M
    2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, 2002, : 2263 - 2267
  • [10] Evolutionary circuit design for fast FPGA-based classification of network application protocols
    Grochol, D.
    Sekanina, L.
    Zadnik, M.
    Korenek, J.
    Kosar, V.
    APPLIED SOFT COMPUTING, 2016, 38 : 933 - 941
12345