共 50 条
- [41] A Low-Power High-Speed Hybrid Full Adder 2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
- [42] Design and Implementation of a Low-Power, High-Speed Comparator 2ND INTERNATIONAL CONFERENCE ON NANOMATERIALS AND TECHNOLOGIES (CNT 2014), 2015, 10 : 314 - 322
- [44] Low-Power and High-Speed DRAM Readout Scheme 2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 791 - 794
- [45] LOW-POWER AND HIGH-SPEED BICMOS GATE ARRAYS NEC RESEARCH & DEVELOPMENT, 1987, (84): : 125 - 130
- [46] A High-Speed Low-Power Calibrated Flash ADC 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2369 - 2372
- [48] Ultra Low-power, High-speed Digital Comparator PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 215 - 217
- [50] High-Speed and Low-Power Logic for SAR ADC 2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170