RESET CURRENT DISTRIBUTIONS IN PHASE CHANGE MEMORIES

被引：1
|
作者：
Calderoni, A. [1 ]
Ferro, M. [2 ]
Ventrice, D. [1 ]
Ielmini, D. [2 ]
Fantini, P. [1 ]
机构：
[1] Numonyx, R&D Technol Dev, Via Olivetti 2, I-20041 Milan, Italy
[2] Polytech Milano IUNET, Dip Elect & Informat, I-32201 Milan, Italy
来源：
2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年
关键词：
Phase Change Memories (PCM); Non-Volatile Memory modeling; variability effects; chalcogenide; reliability modeling; RESISTANCE; DRIFT;
D O I：
10.1109/IRPS.2010.5488740
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work a new analytical transport model for the readout region of amorphous GST is proposed. The model is employed to assess, through Monte Carlo (MC) simulations, the sources of variability responsible for the width and shape of the readout current distributions of reset bits. The correlation between transport mechanisms and the statistical spread is highlighted, also considering the reset pulses dependence. Furthermore, the temperature effect on the reset bits is addressed. The statistical characterization results are discussed within the framework of the proposed model.
引用
收藏
页码：738 / 742
页数：5
相关论文
共 50 条
  • [1] SET to RESET programming in phase change memories
    Karpov, Ilya V.
    Kostylev, Sergey A.
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (10) : 808 - 810
  • [2] On the RESET-SET Transition in Phase Change Memories
    Puzzilli, Giuseppina
    Irrera, Fernanda
    Pavan, Paolo
    Larcher, Luca
    Arya, Ankur
    Della Marca, Vincenzo
    Padovani, Andrea
    Pirovano, Agostino
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 158 - +
  • [3] Theoretical analysis of the RESET operation in phase-change memories
    Braga, S.
    Cabrini, A.
    Torelli, G.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (11)
  • [4] Experimental Analysis of RESET Resistance Distribution in Phase Change Memories
    Braga, Stefania
    Cabrini, Alessandro
    Torelli, Guido
    PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 108 - 111
  • [5] SET and RESET pulse characterization in BJT-selected phase-change memories
    Bedeschi, F
    Bonizzoni, E
    Casagrande, G
    Gastaldi, R
    Resta, C
    Torelli, G
    Zella, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1270 - 1273
  • [6] Intrinsic RESET Speed Limit of Valence Change Memories
    von Witzleben, Moritz
    Wiefels, Stefan
    Kindsmueller, Andreas
    Stasner, Pascal
    Berg, Fenja
    Cueppers, Felix
    Hoffmann-Eifert, Susanne
    Waser, Rainer
    Menzel, Stephan
    Boettger, Ulrich
    ACS APPLIED ELECTRONIC MATERIALS, 2021, 3 (12) : 5563 - 5572
  • [7] Reduction of Reset Current in Phase Change Memory by Pre-Programming
    Wang, Yueqing
    Cai, Daolin
    Chen, Yifeng
    Wang, Yuchan
    Wei, Hongyang
    Huo, Ruru
    Chen, Xiaogang
    Song, Zhitang
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2016, 5 (02) : Q13 - Q16
  • [8] Voltage-Driven Partial-RESET Multilevel Programming in Phase-Change Memories
    Braga, Stefania
    Sanasi, Alessandro
    Cabrini, Alessandro
    Torelli, Guido
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2556 - 2563
  • [9] Reset Current Scaling in Phase-Change Memory Cells: Modeling and Experiments
    Bergonzoni, Carlo
    Borghi, Massimo
    Palumbo, Elisabetta
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) : 283 - 291
  • [10] Understanding the influence of RESET current due to the active region of phase change memory
    Wang, Yuchan
    Wang, Yueqing
    Chen, Xiaogang
    Li, Xiaoyun
    IEICE ELECTRONICS EXPRESS, 2017, 14 (13):
12345