Comparison of the Power Consumption of the 2nd Round SHA-3 Candidates

被引：0
|
作者：
Westermann, Benedikt [1 ]
Gligoroski, Danilo [2 ]
Knapskog, Svein [1 ]
机构：
[1] NTNU Q2S, N-7491 Trondheim, Norway
[2] NTNU ITEM, N-7491 Trondheim, Norway
来源：
ICT INNOVATIONS 2010 | 2011年 / 83卷
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In the paper we show that the second round candidates of the NIST hash competition differ up to 22 % in their power consumption. We perform a detailed analysis of the candidates with respect to different performance parameters. Finally, we discuss the time, the power consumption, and the energy per byte as criteria to distinguish the candidates with respect to the performance.
引用
收藏
页码：102 / +
页数：3
相关论文
共 50 条
  • [31] On the Implementation of McEliece with CCA2 Indeterminacy by SHA-3
    Ghosh, Santosh
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2804 - 2807
  • [32] Structural Attacks on Two SHA-3 Candidates: Blender-n and DCH-n
    Lamberger, Mario
    Mendel, Florian
    INFORMATION SECURITY, PROCEEDINGS, 2009, 5735 : 68 - 78
  • [33] Near-Collisions for the Reduced Round Versions of Some Second Round SHA-3 Compression Functions Using Hill Climbing
    Turan, Meltem Soenmez
    Uyan, Erdener
    PROGRESS IN CRYPTOLOGY - INDOCRYPT 2010, 2010, 6498 : 131 - +
  • [34] MUSEUMS - THE 2ND ROUND
    MORTON, D
    PROGRESSIVE ARCHITECTURE, 1983, 64 (08): : 65 - 65
  • [35] 2ND ROUND FOR THE DOLLAR
    FOREST, G
    BARCLAYS REVIEW, 1979, 54 (04): : 74 - 74
  • [36] 2ND TIME ROUND
    BOUCHIER, IAD
    BRITISH MEDICAL JOURNAL, 1980, 280 (6216): : 781 - 782
  • [37] 2ND ROUND FOR THE VACCINE
    不详
    ECONOMIST, 1956, 180 (08): : 637 - 637
  • [38] 2ND TIME ROUND
    LOVELL, L
    NEW SCIENTIST, 1995, 147 (1984) : 50 - 50
  • [39] Reliable Hardware Architectures for the Third-Round SHA-3 Finalist Grostl Benchmarked on FPGA Platform
    Mozaffari-Kermani, Mehran
    Reyhani-Masoleh, Arash
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 325 - 331
  • [40] Secure Neural Circuits to Mitigate Correlation Power Analysis on SHA-3 Hash Function
    Thesing, James
    Kudithipudi, Dhireesha
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 161 - 166
12345