Noise model of gate-leakage current in ultrathin oxide MOSFETs

被引:44
|
作者
Lee, J [1 ]
Bosman, G
Green, KR
Ladwig, D
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
[2] Texas Instruments Inc, SPICE Modeling Lab, Dallas, TX 75243 USA
关键词
1/f(gamma) noise; barrier height fluctuation; gate-leakage current; generation-recombination (G-R) noise; inelastic trap-assisted tunneling (ITAT); Lorentzian-modulated shot noise;
D O I
10.1109/TED.2003.819254
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A physics-based analytical model of the gate-leakage current noise in ultrathin gate oxide MOSFETs is presented. The noise model is based on an inelastic trap-assisted tunneling transport. We employ the barrier height fluctuation model and the Lorentzian-modulated shot noise of the gate-leakage current stemming from the two-dimensional electron gas channel to explain the excess noise behavior. The excess noise can be interpreted as the sum of 1/f(gamma) noise and the Lorentzian-modulated shot noise. Trap-related processes are the most likely cause of excess current noise because slow traps in the oxide can result in low-frequency dissipation in the conductance of oxides and fast traps can produce the Lorentzian-modulated shot noise associated with generation-recombination process at higher frequencies. In order to verify the proposed noise model, the simulation results are compared with experimental data, and excellent agreement is observed.
引用
收藏
页码:2499 / 2506
页数:8
相关论文
共 50 条
  • [31] Condition Monitoring of SiC MOSFETs Utilizing Gate Leakage Current
    Wang, Patrick
    Zatarski, Joseph
    Banerjee, Arijit
    Donnal, John
    2020 THIRTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2020), 2020, : 1837 - 1843
  • [32] Stack Gate Technique for Minimizing Leakage Current in Multigate MOSFETs
    Mathew, Juna
    Nesamani, I. Flavia Princess
    PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
  • [33] Investigating the effects of the interface defects on the gate leakage current in MOSFETs
    Mao, Ling-Feng
    APPLIED SURFACE SCIENCE, 2008, 254 (20) : 6628 - 6632
  • [34] P-Type ECRL Circuits for Gate-Leakage Reduction in Nanometer CMOS Processes with Gate Oxide Materials
    Zhang, Weiqiang
    Zhang, Yu
    Hu, Jianping
    APPLIED MECHANICS AND MECHANICAL ENGINEERING, PTS 1-3, 2010, 29-32 : 1919 - +
  • [35] Impact of gate-leakage currents on CMOS circuit performance
    Marras, A
    De Munari, I
    Vescovi, D
    Ciampolini, P
    MICROELECTRONICS RELIABILITY, 2005, 45 (3-4) : 499 - 506
  • [36] A Gate-Induced Drain-Leakage Current Model for Fully Depleted Double-Gate MOSFETs
    Jin, Xiaoshi
    Liu, Xi
    Lee, Jong-Ho
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2800 - 2804
  • [37] Consistent physical model for the gate-leakage and breakdown in InAlAs/InGaAs HFET's
    Gerhard-Mercator-Univ Duisburg, Duisburg, Germany
    Conf Proc Int Conf Indium Phosphide and Relat Mater, (439-442):
  • [38] Low frequency noise in thin gate oxide MOSFETs
    Kolarova, R
    Skotnicki, T
    Chroboczek, JA
    MICROELECTRONICS RELIABILITY, 2001, 41 (04) : 579 - 585
  • [39] Contributions of channel gate and overlap gate currents on 1/f gate current noise for thin oxide gate p-MOSFETs
    Martinez, F
    Laigle, A
    Hoffmann, A
    Valenza, M
    Veloso, A
    Jurczak, M
    Noise and Fluctuations, 2005, 780 : 243 - 246
  • [40] Gain reduction by gate-leakage currents in regulated cascodes
    Schloegl, F.
    Schneider-Hornstein, K.
    Zimmermann, H.
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 50 - +