Hotspot-Aware Hybrid Memory Management for In-Memory Key-Value Stores

被引:12
|
作者
Jin, Hai [1 ]
Li, Zhiwei [1 ]
Liu, Haikun [1 ]
Liao, Xiaofei [1 ]
Zhang, Yu [1 ]
机构
[1] Huazhong Univ Sci & Technol, Serv Comp Technol & Syst Lab, Natl Engn Res Ctr Big Data Technol & Syst, Cluster & Grid Comp Lab,Sch Comp Sci & Technol, Wuhan 430074, Peoples R China
基金
中国国家自然科学基金;
关键词
Random access memory; Nonvolatile memory; Slabs; Memory management; Metadata; Resource management; Indexes; In-memory key-value store; non-volatile memory; hybrid memory system;
D O I
10.1109/TPDS.2019.2945315
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Emerging Non-Volatile Memory (NVM) technologies promise much higher memory density and energy efficiency than DRAM, at the expense of higher read/write latency and limited write endurance. Hybrid memory systems composed of DRAM and NVM have the potential to provide very large capacity of main memory for in-memory key-value (K-V) stores. However, there remains challenges to directly deploy DRAM-based K-V stores in hybrid memory systems. The performance and energy efficiency of K-V stores on hybrid memory systems have not been fully explored yet. In this paper, we propose HMCached, an in-memory K-V store built on a hybrid DRAM/NVM system. HMCached utilizes an application-level data access counting mechanism to identify frequently-accessed (hotspot) objects (i.e., K-V pairs) in NVM, and migrates them to fast DRAM to reduce the costly NVM accesses. We also propose an NVM-friendly index structure to store the frequently-updated portion of object metadata in DRAM, and thus further mitigate the NVM accesses. Moreover, we propose a benefit-aware memory reassignment policy to address the slab calcification problem in slab-based K-V store systems, and significantly improve the benefit gain from the DRAM. We implement the proposed schemes with Memcached and evaluate it with Zipfian-like workloads. Experiment results show that HMCached significantly reduces NVM accesses by 70 percent compared to the vanilla Memcached running on a DRAM/NVM hybrid memory system without any optimizations, and improves application performance by up to 50 percent. Moreover, compared to a DRAM-only system, HMCached achieves 90 percent of performance and 46 percent reduction of energy consumption for realistic (read-intensive) workloads while significantly reducing the DRAM usage by 75 percent.
引用
收藏
页码:779 / 792
页数:14
相关论文
共 50 条
  • [31] Optimizing Locality-Aware Memory Management of Key-Value Caches
    Hu, Xiameng
    Wang, Xiaolin
    Zhou, Lan
    Luo, Yingwei
    Ding, Chen
    Jiang, Song
    Wang, Zhenlin
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (05) : 862 - 875
  • [32] Accordion: Better Memory Organization for LSM Key-Value Stores
    Bortnikov, Edward
    Braginsky, Anastasia
    Hillel, Eshcar
    Keidar, Idit
    Sheffi, Gali
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2018, 11 (12): : 1863 - 1875
  • [33] A Case Study of a DRAM-NVM Hybrid Memory Allocator for Key-Value Stores
    Kim, Minjae
    Kim, Bryan S.
    Lee, Eunji
    Lee, Sungjin
    IEEE COMPUTER ARCHITECTURE LETTERS, 2022, 21 (02) : 81 - 84
  • [34] Supports for Testing Memory Error Handling Code of In-memory Key Value Stores
    Nezu, Naoya
    Yamada, Hiroshi
    2024 19TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE, EDCC, 2024, : 41 - 48
  • [35] BiloKey : A Scalable Bi-Index Locality-Aware In-Memory Key-Value Store
    Ma, Wenlong
    Zhu, Yuqing
    Li, Cheng
    Guo, Mengying
    Bao, Yungang
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (07) : 1528 - 1540
  • [36] Segcache: a memory-efficient and scalable in-memory key-value cache for small objects
    Yang, Juncheng
    Yue, Yao
    Rashmi, K., V
    PROCEEDINGS OF THE 18TH USENIX SYMPOSIUM ON NETWORKED SYSTEM DESIGN AND IMPLEMENTATION, 2021, : 503 - 518
  • [37] HASDH: A Hotspot-Aware and Scalable Dynamic Hashing for Hybrid DRAM-NVM Memory
    Li, Zhengtao
    Tan, Zhipeng
    Chen, Jianxi
    2021 IEEE 39TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2021), 2021, : 154 - 161
  • [38] Runtime Tests for Memory Error Handlers of In-Memory Key Value Stores Using MemFI
    Nezu, Naoya
    Yamada, Hiroshi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2024, E107D (11) : 1408 - 1421
  • [39] Optimizing encoding and repair for wide-stripe minimum bandwidth regenerating codes in in-memory key-value stores
    Liu, Xuzhe
    Hu, Yuchong
    Wang, Weichun
    Feng, Dan
    Zhou, Hai
    JOURNAL OF SYSTEMS ARCHITECTURE, 2025, 161
  • [40] A Penalty Aware Memory Allocation Scheme for Key-value Cache
    Ou, Jianqiang
    Patton, Marc
    Moore, Michael Devon
    Xu, Yuehai
    Jiang, Song
    2015 44TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2015, : 530 - 539