Evaluation and Reduction of Signal Integrity Issues in Multiwalled Carbon Nanotube On-Chip VLSI Interconnects

被引:11
|
作者
Mudavath, Raju [1 ]
Naik, Bhukya Rajendra [1 ]
Raj, Jeripotula Praneet [1 ]
机构
[1] Osmania Univ, Univ Coll Engn, Dept Elect & Commun Engn, Hyderabad, Telangana, India
关键词
NEXT-GENERATION INTERCONNECTS; RLC INTERCONNECTS; PERFORMANCE; MODEL;
D O I
10.1149/2162-8777/ac1c5b
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Due to advancements in device scaling in very-large-scale integration (VLSI) technology, signal integrity (SI) issues play a major role to determining the performance of on-chip interconnects in high-speed digital circuits. The main SI issues are delays, peak voltage noise effects, crosstalk, and timing uncertainties. Here, the SI issues of the coupled multi-walled carbon nanotube (MWCNT) on-chip interconnects are evaluated with and without the effect of shielding technique and compared to the copper interconnects. The MWCNT exhibits an average of 47.9% smaller propagation delays than Cu in dynamic crosstalk conditions. Further, for crosstalk reduction, the active shielding (AS) and passive shielding (PS) techniques are proposed. With the AS and PS techniques, the MWCNT interconnects experience a decreased delay by 46.8% and 30.15% compared to without shielding technique, respectively. Moreover, the AS exhibits smaller crosstalk effects than the PS technique due to its input switching activities on shielded lines. In addition, the quality of the signal (QoS) and Intersymbol interference (ISI) noise effects of coupled MWCNT interconnect with and without shielding is evaluated. Finally, to improve the QoS and reduce the ISI effects, the decision feedback equalizer with the least mean square adaptive algorithm is implemented at the receiver end.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] Implementation of artificial neural networks on on-chip interconnects in VLSI circuits
    Kumar, NS
    Kumar, MP
    Anandh, TV
    Raju, S
    Kumar, VA
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, 2003, : 59 - 64
  • [22] Modeling and Fast Simulation of Multiwalled Carbon Nanotube Interconnects
    Tang, Min
    Mao, Junfa
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2015, 57 (02) : 232 - 240
  • [23] High-Frequency Effects in Carbon Nanotube Interconnects and Implications for On-Chip Inductor Design
    Li, Hong
    Banerjee, Kaustav
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 525 - 528
  • [24] High-Frequency Analysis of Carbon Nanotube Interconnects and Implications for On-Chip Inductor Design
    Li, Hong
    Banerjee, Kaustav
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (10) : 2202 - 2214
  • [25] Frequency-thermal Characterization of On-Chip Single-walled Carbon Nanotube Interconnects
    Zheng, Jie
    Gao, Xuan
    Xu, Qianqian
    Zhao, Wensheng
    Wang, Gaofeng
    2015 IEEE 16TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT), 2015, : 533 - 536
  • [26] Space Mapped Neuromodeling for Fast & Accurate Signal Integrity Analysis of Rough On-chip Copper Interconnects
    Kushwaha, Suyash
    Guglani, Surila
    Soleimani, Nastaran
    Pathania, Sunil
    Kumar, Somesh
    Trinchero, Riccardo
    Roy, Sourajeet
    Sharma, Rohit
    IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS, EDAPS 2023, 2023,
  • [27] Performance analysis of carbon nanotube interconnects for VLSI applications
    Srivastava, N
    Banerjee, K
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 383 - 390
  • [28] On the Applicability of Triangular Carbon Nanotube Bundles as VLSI interconnects
    Sathyakam, P. Uma
    Banerjee, Ananyo
    Mallick, P. S.
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 578 - 581
  • [29] Carbon nanotube based VLSI interconnects: Analysis and design
    Kaushik, Brajesh Kumar
    Majumder, Manoj Kumar
    SpringerBriefs in Applied Sciences and Technology, 2015, 0 (9788132220466):
  • [30] Performance Comparison of Cu/Low-K, Carbon Nanotube, and Optics for On-chip and Off-chip Interconnects
    Saraswat, Krishna C.
    11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 111 - 112