Resolution for Stochastic Boolean Satisfiability

被引:6
|
作者
Teige, Tino [1 ]
Fraenzle, Martin [1 ]
机构
[1] Carl von Ossietzky Univ Oldenburg, D-26111 Oldenburg, Germany
关键词
D O I
10.1007/978-3-642-16242-8_44
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The stochastic Boolean satisfiability (SSAT) problem was introduced by Papadimitriou in 1.985 by adding a probabilistic model of uncertainty to propositional satisfiability through randomized quantification. SSAT has many applications, e.g., in probabilistic planning and, more recently by integrating arithmetic, in probabilistic model checking. In this paper, we first present a new result on the computational complexity of SSAT: SSAT remains PSPACE-complete even for its restriction to 2CNF. Second, we propose a sound and complete resolution calculus for SSAT complementing the classical backtracking search algorithms.
引用
收藏
页码:625 / 639
页数:15
相关论文
共 50 条
  • [31] Determining Gene Function in Boolean Networks using Boolean Satisfiability
    Lin, Pey-Chang Kent
    Khatri, Sunil P.
    2012 IEEE INTERNATIONAL WORKSHOP ON GENOMIC SIGNAL PROCESSING AND STATISTICS (GENSIPS), 2012, : 176 - 179
  • [32] On the Structure of the Boolean Satisfiability Problem: A Survey
    Alyahya, Tasniem Nasser
    Menai, Mohamed El Bachir
    Mathkour, Hassan
    ACM COMPUTING SURVEYS, 2023, 55 (03)
  • [33] Accelerating Boolean satisfiability with configurable hardware
    Zhong, PX
    Martonosi, M
    Ashar, P
    Malik, S
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 186 - 195
  • [34] Boolean satisfiability in Electronic Design Automation
    Marques-Silva, JP
    Sakallah, KA
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 675 - 680
  • [35] HYBRID INCREMENTAL ALGORITHMS FOR BOOLEAN SATISFIABILITY
    Letombe, Florian
    Marques-Silva, Joao
    INTERNATIONAL JOURNAL ON ARTIFICIAL INTELLIGENCE TOOLS, 2012, 21 (06)
  • [36] Design diagnosis using Boolean satisfiability
    Smith, A. (smith@eecg.toronto.edu), IEEE Circuits and Systems Society; ACM SIGDA; IEICE; Information Processing of Japan; et al (Institute of Electrical and Electronics Engineers Inc.):
  • [37] Efficient Analog Circuits for Boolean Satisfiability
    Yin, Xunzhao
    Sedighi, Behnam
    Varga, Melinda
    Ercsey-Ravasz, Maria
    Toroczkai, Zoltan
    Hu, Xiaobo Sharon
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (01) : 155 - 167
  • [38] A Satisfiability Algorithm for Synchronous Boolean Circuits
    Morizumi, Hiroki
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2021, E104D (03) : 392 - 393
  • [39] Backjumping for Quantified Boolean Logic satisfiability
    Giunchiglia, E
    Narizzano, M
    Tacchella, A
    ARTIFICIAL INTELLIGENCE, 2003, 145 (1-2) : 99 - 120
  • [40] Path verification using Boolean satisfiability
    Ringe, M
    Lindenkreuz, T
    Barke, E
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 965 - 966