Simulations and Performance Evaluation of Real-time Multi-core systems

被引:0
|
作者
Sharma, Mridula [1 ]
Elmiligi, Haytham [2 ]
Gebali, Fayez [1 ]
机构
[1] Univ Victoria, Elect & Comp Engn, Victoria, BC, Canada
[2] Thompson Rivers Univ, Dept Comp Sci, Kamloops, BC, Canada
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The development of broad range of multi-core processors in desktop and server systems has lead to a definite need of an overall performance evaluation tool. This paper presents a new tool to analyze the performance of multi-core systems at early design phases. The proposed tool helps developers test different design options and choose the best solution for multi-core applications. Different design factors can be considered and evaluated to get the best core utilization of multi-core systems while achieving the best response time for the real-time applications. The paper explores the implementation of different algorithms at four different design stages: dependability analysis, task execution sequence, real-time scheduling and core mapping. As a proof of concept, a case study is presented to show the significance of changing one design parameter on the overall system performance. Experimental results show an increase of the CPU utilization by 31.25% when changing the number of cores from 3 to 2.
引用
收藏
页码:214 / 218
页数:5
相关论文
共 50 条
  • [21] Real-time dynamic voltage loop scheduling for multi-core embedded systems
    Shao, Zili
    Wang, Meng
    Chen, Ying
    Xue, Chun
    Qiu, Meikang
    Yang, Laurence T.
    Sha, Edwin H. -M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (05) : 445 - 449
  • [22] Performance Evaluation of LAMMPS on Multi-core Systems
    Cha, Kwangho
    2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), 2013, : 812 - 819
  • [23] Designing Predictable Cache Coherence Protocols for Multi-Core Real-Time Systems
    Kaushik, Anirudh Mohan
    Hassan, Mohamed
    Patel, Hiren
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (12) : 2098 - 2111
  • [24] Efficient Task Allocation for Real-Time Partitioned Scheduling on Multi-Core Systems
    Akram, Naveed
    Zhang, Yangyang
    Ali, Shahbaz
    Amjad, Hafiz Muhammad
    PROCEEDINGS OF 2019 16TH INTERNATIONAL BHURBAN CONFERENCE ON APPLIED SCIENCES AND TECHNOLOGY (IBCAST), 2019, : 492 - 499
  • [25] Interference-Aware Memory Allocation for Real-Time Multi-Core Systems
    Reder, Simon
    Becker, Juergen
    2020 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2020), 2020, : 148 - 159
  • [26] Real-Time Partitioned Scheduling on Multi-Core Systems with Local and Global Memories
    Chang, Che-Wei
    Chen, Jian-Jia
    Kuo, Tei-Wei
    Falk, Heiko
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 467 - 472
  • [27] Real-time embedded software for multi-core platforms
    Hsu, Ching-Hsien
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (03) : 245 - 246
  • [28] A New Approach for Optimal Implementation of Multi-core Reconfigurable Real-time Systems
    Lakhdhar, Wafa
    Mzid, Rania
    Khalgui, Mohamed
    Frey, Georg
    PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL APPROACHES TO SOFTWARE ENGINEERING, 2018, : 89 - 98
  • [29] Parallel Real-Time OLAP on Multi-Core Processors
    Dehne, Frank
    Zaboli, Hamidreza
    INTERNATIONAL JOURNAL OF DATA WAREHOUSING AND MINING, 2015, 11 (01) : 23 - 44
  • [30] Real-Time Java']Java and Multi-Core Architectures
    Olaru, Vlad
    Hangan, Anca
    Sebestyen-Pal, Gheorghe
    Saplacan, Gavril
    2008 IEEE 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2008, : 215 - +