A 10-b 80Ms/s time-interleaved pipeline ADC using partially opamp sharing scheme

被引：0

作者：

Cao Junmin ^{[1
]}

Chen Zhongjian ^{[1
]}

Lu Wengao ^{[1
]}

Zhao Baoying ^{[1
]}

机构：

[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China

来源：

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

D O I：

10.1109/ICASIC.2007.4415616

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 10-bit 80MS/s two-channel time-interleaved pipeline analog-digital converter is presented. Nonlinearity and Mismatch between the channels are minimized by applying partially opamp sharing scheme. And a dedicated double-sampling SHA is employed to eliminate time skew between the channels. The converter architecture is also optimized for power dissipation by employing dynamic comparator and stage scaling down technology. Simulated with 0.5um technology, the ADC dissipates 210mw of power from a 5v supply, and achieves a peak SNDR of 56dB at 80Ms/s.

引用

页码：257 / 260

页数：4

共 50 条

[21] Opamp-sharing MDAC Design for Pipelined Successive-Stage of a 1.8V 80MS/s 14-bit Pipelined ADC
Guan, Xian-Zhong
Deng, Hong-hui
Chang, Liang
2012 INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2012,
[22] A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC
Kuo, Chien-Hung
Luo, Zih-Jyun
PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 133 - 136
[23] A 10 GS/s time-interleaved ADC in 0.25 micrometer CMOS technology
Aytar, Oktay
Tangel, Ali
Afacan, Engin
JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2017, 68 (06): : 415 - 424
[24] A 12b 80MS/s pipelined ADC with bootstrapped digital calibration
Grace, CR
Hurst, PJ
Lewis, SH
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 460 - 461
[25] A Dual-Channel 10b 80MS/s Pipeline ADC with 0.16mm2 Area in 65nm CMOS
Yu, Xinyu
Lin, Fang
Li, Kevin
Ranganathan, Sumant
Kwan, Tom
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 272 - 273
[26] A 10 b 50 MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs
Chandrashekar, Kailash
Bakkaloglu, Bertan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (09) : 1610 - 1616
[27] A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC
Limotyrakis, S
Kulchycki, SD
Su, DK
Wooley, BA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) : 1057 - 1067
[28] A 14-BIT 1.2GS/S TIME-INTERLEAVED PIPELINE ADC WITH CALIBRATION
Pu, Jie
Huang, Xingfa
Xu, Mingyuan
Shen, Xiaofeng
Chen, Xi
Li, Liang
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1066 - 1068
[29] A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration
Jamal, SM
Fu, DH
Chang, NCJ
Hurst, PJ
Lewis, SH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) : 1618 - 1627
[30] A 10-b 320-MS/s Stage-Gain-Error Self-Calibration Pipeline ADC
Tseng, Chien-Jian
Chen, Hung-Wei
Shen, Wei-Ting
Cheng, Wei-Chih
Chen, Hsin-Shu
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (06) : 1334 - 1343

← 1 2 3 4 5 →