A novel approach based on dynamic reconfiguration for process controls with FPGA

被引:0
|
作者
Ramacciotti, T [1 ]
Serafini, L [1 ]
Fanucci, L [1 ]
Baldacci, S [1 ]
机构
[1] Univ Pisa, Dept Informat Engn, I-56122 Pisa, Italy
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A demonstrative application of dynamically reconfigurable FPGA (D_FPGA) is presented along with a dedicated novel design methodology and software tools which has been developed in the framework of an European Community funded project (RECONF). The application being developed consists in the re-design, by using a D FPGA, with an embedded microcontroller, of the control electronics of a scientific space experiment module initially based on an One Time Progamming (OTP) FPGA. The demo application aims to demonstrate the benefit achieved from the design of complex systems based on the dynamic re-configuration of SRAM based FPGA. Adopting a D_FPGA approach we expect a performance improvement in terms of silicon area, power reduction and a decrease of the development time/costs.
引用
收藏
页码:115 / 118
页数:4
相关论文
共 50 条
  • [21] Increasing Flexibility of FPGA-based CNN Accelerators with Dynamic Partial Reconfiguration
    Irmak, Hasan
    Ziener, Daniel
    Alachiotis, Nikolaos
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 306 - 311
  • [22] Internet-Controlled Dynamic Reconfiguration for FPGA-Based Embedded Systems
    Hayek, Ali
    Domes, Sebastian
    Boercsoek, Josef
    2013 THIRD INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND INFORMATION TECHNOLOGY (ICCIT), 2013, : 190 - 194
  • [23] Development of Dynamic Reconfiguration Implementation of AES on FPGA Platform
    Burman, Shuchishman
    Rangababu, P.
    Datta, Kamalika
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 247 - 251
  • [24] Dynamic reconfiguration of the FPGA with the use of compressed bit streams
    Shaltyrev V.A.
    Shaltyrev K.A.
    Shagurin I.I.
    Russian Microelectronics, 2011, 40 (7) : 502 - 508
  • [25] Software radio and dynamic reconfiguration on a DSP/FPGA platform
    Delahaye, JP
    Gogniat, G
    Roland, C
    Bomel, P
    FREQUENZ, 2004, 58 (5-6) : 152 - 159
  • [26] In-Circuit Debugging with Dynamic Reconfiguration of FPGA Interconnects
    Kourfali, Alexandra
    Stroobandt, Dirk
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2020, 13 (01) : 5 - 529
  • [27] A FPGA partial reconfiguration design approach for cognitive radio based on NoC architecture
    Delorme, Julien
    Martin, Jerome
    Nafkha, Amor
    Moy, Christophe
    Clermidy, Fabien
    Leray, Pierre
    Palicot, Jacques
    2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 353 - +
  • [28] A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration
    Alexandros Vavousis
    Andreas Apostolakis
    Mihalis Psarakis
    Journal of Electronic Testing, 2013, 29 : 805 - 823
  • [29] Dynamic reconfiguration for the common key encryption using FPGA
    Yamaguchi, T
    Hashiyama, T
    Okuma, S
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 378 - 381
  • [30] Generating audio effects using dynamic FPGA reconfiguration
    Ferguson, L
    COMPUTER DESIGN, 1997, 36 (02): : 50 - 50