ACCELERATION OF KVAZAAR HEVC INTRA ENCODER WITH MACHINE LEARNING

被引:0
|
作者
Mercat, Alexandre [1 ]
Lemmetti, Ari [1 ]
Viitanen, Marko [1 ]
Vanne, Jarno [1 ]
机构
[1] Tampere Univ, Korkeakoulunkatu 10, Tampere 33720, Finland
基金
芬兰科学院;
关键词
High Efficiency Video Coding (HEVC); Intra Encoder; Machine Learning (ML); Complexity Reduction; Quad-Tree;
D O I
10.1109/icip.2019.8803288
中图分类号
TB8 [摄影技术];
学科分类号
0804 ;
摘要
The complexity of High Efficiency Video Coding (HEVC) poses a real challenge to HEVC encoder implementations. Particularly, the complexity stems from the HEVC quad-tree structure that also has an integral part in HEVC coding efficiency. This paper presents a Machine Learning (ML) based technique for pruning the HEVC quad-tree without deteriorating coding gain. We show how ML decision trees can be used to predict a depth interval for a quad-tree before the Rate-Distortion Optimization (RDO). This approach limits the number of RDO candidates and thus speeds up encoding. The proposed technique works particularly well with high-quality video coding and it is shown to accelerate the veryslow preset of practical Kvazaar HEVC intra encoder by 1.35x with 0.49% bit rate increase. Compared with the corresponding preset of x265 encoder, Kvazaar is 2.12x as fast at a cost of under 1.21% bit rate overhead. These results indicate that the optimized Kvazaar is the leading open-source encoder in high-quality HEVC intra coding.
引用
收藏
页码:2676 / 2680
页数:5
相关论文
共 50 条
  • [1] Kvazaar HEVC Encoder for Efficient Intra Coding
    Viitanen, Marko
    Koivula, Ari
    Lemmetti, Ari
    Vanne, Jarno
    Hamalainen, Timo D.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1662 - 1665
  • [2] AVX2-OPTIMIZED KVAZAAR HEVC INTRA ENCODER
    Lemmetti, Ari
    Koivula, Ari
    Viitanen, Marko
    Vanne, Jarno
    Hamalainen, Timo D.
    2016 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2016, : 549 - 553
  • [3] Hardware Deceleration of Kvazaar HEVC Encoder
    Sainio, Joose
    Mercat, Alexandre
    Vanne, Jarno
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2019, 2019, 11733 : 311 - 324
  • [4] Parallelization of Kvazaar HEVC Intra Encoder for Multi-core Processors
    Koivula, Ari
    Viitanen, Marko
    Vanne, Jarno
    Hamalainen, Timo D.
    Fasnacht, Laurent
    2015 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2015), 2015,
  • [5] Live Demonstration: Run-time Visualization of Kvazaar HEVC Intra Encoder
    Viitanen, Marko
    Koivula, Ari
    Vanne, Jarno
    Hamalainen, Timo D.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 454 - 454
  • [6] Rate-Distortion-Complexity Optimized Coding Scheme for Kvazaar HEVC Intra Encoder
    Lemmetti, Ari
    Kallio, Eemeli
    Viitanen, Marko
    Vanne, Jarno
    Hamalainen, Timo D.
    2018 DATA COMPRESSION CONFERENCE (DCC 2018), 2018, : 419 - 419
  • [7] Kvazaar 4K HEVC Intra Encoder on FPGA Accelerated Airframe Server
    Sjovall, Panu
    Vlitamaki, Vili
    Oinonen, Arto
    Vanne, Jarno
    Hamalainen, Timo D.
    Kulmala, Ari
    2017 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2017,
  • [8] Performance Evaluation of Kvazaar HEVC Intra Encoder on Xeon Phi Many-core Processor
    Koivula, Ari
    Viitanen, Marko
    Lemmetti, Ari
    Vanne, Jarno
    Hamalainen, Timo D.
    2015 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2015, : 1250 - 1254
  • [9] Kvazaar: HEVC/H.265 4K30p Intra Encoder
    Yla-Outinen, Arttu
    Lemmetti, Ari
    Viitanen, Marko
    Vanne, Jarno
    Hamalainen, Timo D.
    2017 IEEE INTERNATIONAL SYMPOSIUM ON MULTIMEDIA (ISM), 2017, : 362 - 363
  • [10] Kvazaar: Open-Source HEVC/H.265 Encoder
    Viitanen, Marko
    Koivula, Ari
    Lemmetti, Ari
    Yla-Outinen, Arttu
    Vanne, Jamb
    Hamalainen, Timo D.
    MM'16: PROCEEDINGS OF THE 2016 ACM MULTIMEDIA CONFERENCE, 2016, : 1179 - 1182