A Real-time Flood Inundation Prediction on SX-Aurora TSUBASA

被引:0
|
作者
Shimomura, Yoichi [1 ]
Musa, Akihiro [1 ]
Sato, Yoshihiko [2 ]
Konja, Atsuhiko [3 ]
Cui, Guoqing [4 ]
Aoyagi, Rei [5 ]
Takahashi, Keichi [1 ]
Takizawa, Hiroyuki [1 ]
机构
[1] Tohoku Univ, Cybersci Ctr, Sendai, Miyagi, Japan
[2] NEC Solut Innovators, Tokyo, Japan
[3] MITSUI CONSULTANTS CO LTD, Osaka, Japan
[4] MITSUI CONSULTANTS CO LTD, Tokyo, Japan
[5] Tohoku Univ, Grad Sch Informat Sci, Sendai, Miyagi, Japan
关键词
optimization; real-time simulation; flood inundation; SX-Aurora TSUBASA;
D O I
10.1109/HiPC56025.2022.00035
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to extreme weather, record-breaking heavy rainfalls frequently cause severe flood damages. Thus, there is a strong demand for predicting flood scales to mitigate damages. In this paper, we propose a real-time flood inundation prediction system on a shared HPC system. Although the Rainfall-Runoff Inundation (RRI) model has been developed for predicting large-scale flood inundation, it is necessary to improve the performance for real-time prediction. Since the RRI model is highly memory-bound, we port the RRI simulation code to the latest vector computing system, SX-Aurora TSUBASA (SX-AT), which provides high sustained memory bandwidth. We discuss performance optimization of the RRI code at the node level and MPI parallelization strategies. The RRI code also needs to output intermediate results at a high frequency. Thus, the RRI code is split into file I/O operation and kernel computation, which are assigned to different kinds of processors using the heterogeneity of SX-AT. Furthermore, we discuss a resource demand estimation method to minimize the amount of shared computing resources used for prediction in order to reduce the impact on other users sharing the system. In our evaluation, we demonstrate that SX-AT with only 32 cores can meet the real-time simulation requirement of simulating 7-hour flood inundation for the Tohoku region of Japan within 20 minutes. The evaluation results also demonstrate that the proposed method can adaptively adjust the computing resource amount used for the real-time simulation, and thus reduce the computing resource by 75% in comparison with the worst-case scenario of conservative static resource allocation.
引用
收藏
页码:192 / 197
页数:6
相关论文
共 50 条
  • [21] Performance evaluation of the LBM simulations in fluid dynamics on SX-Aurora TSUBASA vector engine
    Sun, Xiangcheng
    Takahashi, Keichi
    Shimomura, Yoichi
    Takizawa, Hiroyuki
    Wang, Xian
    COMPUTER PHYSICS COMMUNICATIONS, 2025, 307
  • [22] Towards Conflict-Aware Workload Co-execution on SX-Aurora TSUBASA
    Nunokawa, Riku
    Shimomura, Yoichi
    Agung, Mulya
    Egawa, Ryusuke
    Takizawa, Hiroyuki
    PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT 2021, 2022, 13148 : 163 - 174
  • [23] Dynamic real-time prediction of flood inundation probabilities
    Romanowicz, R
    Beven, K
    HYDROLOGICAL SCIENCES JOURNAL-JOURNAL DES SCIENCES HYDROLOGIQUES, 1998, 43 (02): : 181 - 196
  • [24] I/O Performance Evaluation of a Memory-Saving DNS Code on SX-Aurora TSUBASA
    Yokokawa, Mitsuo
    Yamane, Yuki
    Yamaguchi, Kenta
    Soga, Takashi
    Matsumoto, Taiki
    Musa, Akihiro
    Komatsu, Kazuhiko
    Ishihara, Takashi
    Kobayashi, Hiroaki
    2023 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW, 2023, : 692 - 696
  • [25] Developing Efficient Implementations of Shortest Paths and Page Rank Algorithms for NEC SX-Aurora TSUBASA Architecture
    Afanasyev, I. V.
    Voevodin, Vad. V.
    Voevodin, Vl. V.
    Komatsu, Kazuhiko
    Kobayashi, Hiroaki
    LOBACHEVSKII JOURNAL OF MATHEMATICS, 2019, 40 (11) : 1753 - 1762
  • [26] Developing Efficient Implementations of Shortest Paths and Page Rank Algorithms for NEC SX-Aurora TSUBASA Architecture
    I. V. Afanasyev
    Vad. V. Voevodin
    Vl. V. Voevodin
    Kazuhiko Komatsu
    Hiroaki Kobayashi
    Lobachevskii Journal of Mathematics, 2019, 40 : 1753 - 1762
  • [27] Effects of Using a Memory Stalled Core for Handling MPI Communication Overlapping in the SOR Solver on SX-ACE and SX-Aurora TSUBASA
    Soga T.
    Yamaguchi K.
    Mathur R.
    Watanabe O.
    Musa A.
    Egawa R.
    Kobayashi H.
    Supercomputing Frontiers and Innovations, 2020, 7 (04) : 4 - 15
  • [28] VGL: a high-performance graph processing framework for the NEC SX-Aurora TSUBASA vector architecture
    Ilya V. Afanasyev
    Vladimir V. Voevodin
    Kazuhiko Komatsu
    Hiroaki Kobayashi
    The Journal of Supercomputing, 2021, 77 : 8694 - 8715
  • [29] Evaluating the Vector Supercomputer SX-Aurora TSUBASA as a Co-Processor for In-Memory Database Systems
    Johannes Pietrzyk
    Dirk Habich
    Patrick Damme
    Erich Focht
    Wolfgang Lehner
    Datenbank-Spektrum, 2019, 19 (3) : 183 - 197
  • [30] VGL: a high-performance graph processing framework for the NEC SX-Aurora TSUBASA vector architecture
    Afanasyev, Ilya V.
    Voevodin, Vladimir V.
    Komatsu, Kazuhiko
    Kobayashi, Hiroaki
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (08): : 8694 - 8715