Modeling and numerical simulation of gate leakage current in strained-Si channel nMOSFETs with high-k gate dielectrics

被引：0

作者：

Goswami, Srirupa ^{[1
]}

Biswas, Abhijit ^{[1
]}

机构：

[1] Univ Calcutta, Inst Radio Phys & Elect, Kolkata 700009, India

来源：

2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009) | 2009年

关键词：

strained-Si; high-k; gate leakage current; MOSFETs; OXIDE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The influence of strain on the gate leakage current has been investigated analytically in detail for strained-Si channel MOSFETs for a range of gate voltages and the gate insulator thicknesses. Our analysis relies on the determination of surface potential by solving the Poisson's equation using both the analytical and numerical approaches. The analytical model for the gate leakage current density has been proposed by considering strain dependent material and transport parameters and also band parameters. The different components of the gate leakage current densities such as the Fowler-Nordheim (F-N) and direct leakage current densities along with their sub components have been determined analytically for a wide range of strain values. Further the validity of our model has been confirmed by comparing our theoretical results for the gate leakage current density with the reported experimental data.

引用

页码：33 / 36

页数：4

共 50 条

[41] Ge volatilization products in high-k gate dielectrics
Golias, E.
Tsetseris, L.
Dimoulas, A.
Pantelides, S. T.
MICROELECTRONIC ENGINEERING, 2011, 88 (04) : 427 - 430
[42] Implementation of high-k gate dielectrics - A status update
Applied Materials Japan, Inc.; et al.; Japan Electronics and Information Technology Industries Association (JEITA); Japan Society of Applied Physics (JSAP); JSAP Silicon Technology Division; JSAP Thin Film and Surface Physics Division (Institute of Electrical and Electronics Engineers Inc., United States):
[43] Floating Gate Memory Based on Ferritin Nanodots with High-k Gate Dielectrics
Ohara, Kosuke
Uraoka, Yukiharu
Fuyuki, Takashi
Yamashita, Ichiro
Yaegashi, Toshitake
Moniwa, Masahiro
Yoshimaru, Masaki
JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)
[44] Extraction of the capacitance of ultrathin high-K gate dielectrics
Kar, S
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (10) : 2112 - 2119
[45] Band engineering in the high-k dielectrics gate stacks
Wang, S. J.
Dong, Y. F.
Feng, Y. P.
Huan, A. C. H.
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2332 - 2335
[46] Interface control of high-k gate dielectrics on Ge
Caymax, M.
Houssa, M.
Pourtois, G.
Bellenger, F.
Martens, K.
Delabie, A.
Van Elshocht, S.
APPLIED SURFACE SCIENCE, 2008, 254 (19) : 6094 - 6099
[47] High-k dielectrics for use as ISFET gate oxides
van der Wal, PD
Briand, D
Mondin, G
Jenny, S
Jeanneret, S
Millon, C
Roussel, H
Dubourdieu, C
de Rooij, NF
PROCEEDINGS OF THE IEEE SENSORS 2004, VOLS 1-3, 2004, : 677 - 680
[48] Identifying the most promising high-k gate dielectrics
Wallace, R.M.
Wilk, G.D.
2001, Cahners Publishing Co. Inc. (24)
[49] Gate current modeling of high-k stack nanoscale MOSFETs
Wang, Wei
Gu, Ning
Sun, J. P.
Mazumder, P.
SOLID-STATE ELECTRONICS, 2006, 50 (9-10) : 1489 - 1494
[50] Soft breakdown phenomena in high-K gate dielectrics
Satake, H
PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 307 - 318

← 1 2 3 4 5 →