Temperature Performance of Doping-Free Top-Gate CNT Field-Effect Transistors: Potential for Low- and High-Temperature Electronics

被引:25
|
作者
Pei, Tian [1 ]
Zhang, Zhiyong
Wang, Zhenxing
Ding, Li
Wang, Sheng
Peng, Lian-Mao
机构
[1] Peking Univ, Wang Key Lab Phys & Chem Nanodevices, Beijing 100871, Peoples R China
基金
美国国家科学基金会;
关键词
WALLED CARBON NANOTUBES; CMOS DEVICES; FABRICATION; SCATTERING; CONTACT; GROWTH;
D O I
10.1002/adfm.201002563
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
High-performance top-gate carbon nanotube (CNT) field-effect transistors (FETs) have been fabricated via a doping-free fabrication process in which the polarity of the CNT FET is controlled by the injection of carriers from the electrodes, instead of using dopants. The performance of the doping-free CNT FETs is systemically investigated over a wide temperature range, from very low temperatures of down to 4.3 K up to 573 K, and analyzed using several temperature-dependent key device parameters including the ON/OFF state current and ratio, carrier mobility, and subthreshold swing. It is demonstrated that for ballistic and quasi-ballistic CNT FETs, the operation of the CNT FETs is largely independent of the presence of dopant, thus avoiding detrimental effects due to dopant freeze-out at low temperature and dopant diffusion at high temperature, and making it possible to use doping-free CNT FETs in both low-and high-temperature electronics. A new method is also proposed for extracting the band-gap and diameter of a semiconducting CNT from the temperature dependent OFF-state current and shown to yield results that are consistent with AFM measurements.
引用
收藏
页码:1843 / 1849
页数:7
相关论文
共 50 条
  • [41] High-Performance Top-Gate Carbon Nanotube Field-Effect Transistors and Complementary Metal-Oxide-Semiconductor Inverters Realized by Controlling Interface Charges
    Moriyama, Naoki
    Ohno, Yutaka
    Suzuki, Kosuke
    Kishimoto, Shigeru
    Mizutani, Takashi
    APPLIED PHYSICS EXPRESS, 2010, 3 (10)
  • [42] Low Temperature Solution-Processed Gate Dielectrics for Low-Voltage Organic Field-Effect Transistors
    Ha, Young-Geun
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2015, 15 (09) : 6617 - 6620
  • [43] PbSe Nanorod Field-Effect Transistors: Room- and Low-Temperature Performance
    Han, Lu
    Balazs, Daniel M.
    Shulga, Artem G.
    Abdu-Aguye, Mustapha
    Ma, Wanli
    Loi, Maria Antonietta
    ADVANCED ELECTRONIC MATERIALS, 2018, 4 (03):
  • [44] Controlled Charge Transport by Polymer Blend Dielectrics in Top-Gate Organic Field-Effect Transistors for Low-Voltage-Operating Complementary Circuits
    Baeg, Kang-Jun
    Khim, Dongyoon
    Kim, Juhwan
    Han, Hyun
    Jung, Soon-Won
    Kim, Tae-Wook
    Kang, Minji
    Facchetti, Antonio
    Hong, Sung-Kyu
    Kim, Dong-Yu
    Noh, Yong-Young
    ACS APPLIED MATERIALS & INTERFACES, 2012, 4 (11) : 6176 - 6184
  • [45] High-performance and room-temperature-processed nanofloating gate memory devices based on top-gate transparent thin-film transistors
    Kang, Il-Suk
    Kim, Young-Su
    Seo, Hyun-Sang
    Son, Se Wan
    Yoon, Eun Ae
    Joo, Seung-Ki
    Ahn, Chi Won
    APPLIED PHYSICS LETTERS, 2011, 98 (21)
  • [46] Interfacial reaction of TiN/HfSiON gate stack in high-temperature annealing for gate-first metal-oxide-semiconductor field-effect transistors
    Matsuki, Takeo
    Inumiya, Seiji
    Mise, Nobuyuki
    Eimori, Takahisa
    Nara, Yasuo
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 1921 - 1928
  • [47] The Impact of Substrates on the Performance of Top-Gate β-Ga2O3 Field-Effect Transistors: Record High Drain Current of 980 mA/mm on Diamond
    Noh, Jinhyun
    Si, Mengwei
    Zhou, Hong
    Tadjer, Marko J.
    Ye, Peide D.
    2018 76TH DEVICE RESEARCH CONFERENCE (DRC), 2018,
  • [48] Low-temperature self-curable polyacrylate copolymer gate insulator for hysteresis-free organic field-effect transistors
    Xu, Wentao
    Rhee, Shi-Woo
    ORGANIC ELECTRONICS, 2011, 12 (12) : 2040 - 2046
  • [49] High-temperature operation of normally off-mode AlGaN/GaN heterostructure field-effect transistors with p-GaN gate
    Graduate School of Engineering, Nagoya University, Nagoya 464-8603, Japan
    不详
    Jpn. J. Appl. Phys., 1 PART 2
  • [50] High-Temperature Operation of Normally Off-Mode AlGaN/GaN Heterostructure Field-Effect Transistors with p-GaN Gate
    Sugiyama, Takayuki
    Amano, Hiroshi
    Iida, Daisuke
    Iwaya, Motoaki
    Kamiyama, Satoshi
    Akasaki, Isamu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (01)