Efficient LDPC Decoder Implementation for DVB-S2 System

被引：0
|
作者：
Tsai, Chung-Jin
Chen, Mu-Chung
机构：
来源：
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT) | 2010年
关键词：
Low Density Parity Check (LDPC) codes; LDPC decoder; compensation architecture; normalization; early termination; shrinking;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Low Density Parity Check (LDPC) codes have been adopted in many communication standards in recent years due to their Shannon limit approaching performance. More than that, many standards adopt long block length LDPC codes to achieve better performance. Calculation units are, therefore, increased significantly. Traditional simplified algorithm is not suitable for cutting edge transmission of high quality multimedia data because of the serious performance degradation. Better performance with minimum compensation architecture must be realized. This paper is to present the compensation architecture with minimum added circuits.
引用
收藏
页码：37 / 40
页数：4
相关论文
共 50 条
  • [21] A DVB-S2 compliant LDPC decoder integrating the horizontal shuffle scheduling.
    Segard, Arthur
    Verdier, Francois
    Declercq, David
    Urard, Pascal
    2006 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1 AND 2, 2006, : 870 - +
  • [22] Implementation and Performance Study of the LDPC Coding in the DVB-S2 Link system Using Matlab
    Abusedra, Lamia Fathi
    Daeri, Amer Mohamed
    Zerek, Amer Ragab
    2016 17TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA'2016), 2016, : 669 - 674
  • [23] Design methodology for a high performance robust DVB-S2 decoder implementation
    Berthelot, Florent
    Charot, Francois
    Wagner, Charles
    Wolinski, Christophe
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 667 - 674
  • [24] LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA
    Xie T.
    Li B.
    Yang M.
    Yan Z.
    Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2019, 37 (02): : 299 - 307
  • [25] A Novel Partially Parallel Architecture for High-throughput LDPC Decoder for DVB-S2
    Kim, Seok-Min
    Park, Chang-Soo
    Hwang, Sun-Young
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (02) : 820 - 825
  • [26] Simplified Partially Parallel DVB-S2 LDPC Decoder Architectural Design Based on FPGA
    Wang, Wenjing
    Li, Lixin
    Zhang, Huisheng
    2014 IEEE/CIC INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN CHINA (ICCC), 2014, : 314 - 318
  • [27] Efficient encoding architecture for LDPC code based on DVB-S2 standard
    Lan Y.
    Yang H.
    Lin Y.
    Yang, Haigang (yanghg@mail.ie.ac.cn), 1781, Science Press (38): : 1781 - 1787
  • [28] Alternative Good LDPC Codes for DVB-S2
    Xiao, Yang
    Kim, Kiseon
    ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 1960 - +
  • [29] Evolution of DVB-S2 from DVB-S For the Efficient Real Time Implementation
    Pandya, Sneha
    Patel, Charmy
    2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (IEEE ICCIC), 2014, : 1045 - 1048
  • [30] Design of a High-throughput LDPC Decoder for DVB-S2 Using Local Memory Banks
    Kim, Seong-Woon
    Park, Chang-Soo
    Hwang, Sun-Young
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (03) : 1045 - 1050
12345