Silicon-Based Metastructure Optical Scattering Multiply-Accumulate Computation Chip

被引:3
|
作者
Liu, Xu [1 ,2 ]
Zhu, Xudong [1 ]
Wang, Chunqing [1 ]
Cao, Yifan [1 ]
Wang, Baihang [1 ]
Ou, Hanwen [1 ]
Wu, Yizheng [1 ]
Mei, Qixun [1 ]
Zhang, Jialong [1 ]
Cong, Zhe [1 ]
Liu, Rentao [1 ]
机构
[1] Southeast Univ, Natl Res Ctr Opt Sensing Commun Integrated Networ, Dept Elect Engn, Nanjing 210096, Peoples R China
[2] State Key Lab Math Engn & Adv Comp, Wuxi 214125, Jiangsu, Peoples R China
关键词
optical neural network (ONN); multiply-accumulate (MAC) operation; inverse design; silicon-on-insulator (SOI); metastructure; coarse wavelength division multiplexer (CWDM); optical scattering unit (OSU); INVERSE DESIGN; OPTIMIZATION;
D O I
10.3390/nano12132136
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Optical neural networks (ONN) have become the most promising solution to replacing electronic neural networks, which have the advantages of large bandwidth, low energy consumption, strong parallel processing ability, and super high speed. Silicon-based micro-nano integrated photonic platforms have demonstrated good compatibility with complementary metal oxide semiconductor (CMOS) processing. Therefore, without completely changing the existing silicon-based fabrication technology, optoelectronic hybrid devices or all-optical devices of better performance can be achieved on such platforms. To meet the requirements of smaller size and higher integration for silicon photonic computing, the topology of a four-channel coarse wavelength division multiplexer (CWDM) and an optical scattering unit (OSU) are inversely designed and optimized by Lumerical software. Due to the random optical power splitting ratio and incoherency, the intensities of different input signals from CWDM can be weighted and summed directly by the subsequent OSU to accomplish arbitrary multiply-accumulate (MAC) operations, therefore supplying the core foundation for scattering ONN architecture.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Design of High Performance Multiply-Accumulate Computation Unit
    Ahish, S.
    Kumar, Y. B. N.
    Sharma, Dheeraj
    Vasantha, M. H.
    2015 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2015, : 915 - 918
  • [2] BitMAC: Bit-Serial Computation-Based Efficient Multiply-Accumulate Unit for DNN Accelerator
    Harsh Chhajed
    Gopal Raut
    Narendra Dhakad
    Sudheer Vishwakarma
    Santosh Kumar Vishvakarma
    Circuits, Systems, and Signal Processing, 2022, 41 : 2045 - 2060
  • [3] BitMAC: Bit-Serial Computation-Based Efficient Multiply-Accumulate Unit for DNN Accelerator
    Chhajed, Harsh
    Raut, Gopal
    Dhakad, Narendra
    Vishwakarma, Sudheer
    Vishvakarma, Santosh Kumar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (04) : 2045 - 2060
  • [4] Graphene-based Photonic-Electronic Multiply-Accumulate Neurons
    De Marinis, L.
    Kincaid, P. S.
    Contestabile, G.
    Gupta, S.
    Andriolli, N.
    2023 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING AND COMPUTING, PSC, 2023,
  • [5] Flash based In-Memory Multiply-Accumulate Realisation: A Theoretical Study
    Balagopal, Ashwin S.
    Viraraghavan, Janakiraman
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [6] Multiply-Accumulate Enhanced BDD-based Logic Synthesis on RRAM Crossbars
    Froehlich, Saman
    Shirinzadeh, Saeideh
    Drechsler, Rolf
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [7] A Method of Increasing Digital Filter Performance Based on Truncated Multiply-Accumulate Units
    Lyakhov, Pavel
    Valueva, Maria
    Valuev, Georgii
    Nagornov, Nikolai
    APPLIED SCIENCES-BASEL, 2020, 10 (24): : 1 - 11
  • [8] SME: A Systolic Multiply-accumulate Engine for MLP-based Neural Network
    Wan, Haochuan
    Rao, Chaolin
    Zheng, Yueyang
    Zhou, Pingqiang
    Lou, Xin
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 270 - 274
  • [9] Memory System Designed for Multiply-Accumulate (MAC) Engine Based on Stochastic Computing
    Zhang, Xinyue
    Wang, Yuan
    Zhang, Yawen
    Song, Jiahao
    Zhang, Zuodong
    Cheng, Kaili
    Wang, Runsheng
    Huang, Ru
    17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
  • [10] A Posit Based Multiply-accumulate Unit with Small Quire Size for Deep Neural Networks
    Nakahara Y.
    Masuda Y.
    Kiyama M.
    Amagasaki M.
    Iida M.
    IPSJ Transactions on System LSI Design Methodology, 2022, 15 : 16 - 19