A High Performance Hardware Architecture for the H.264/AVC Half-Pixel Motion Estimation Refinement

被引：0

作者：

Correa, Marcel M. ^{[1
]}

Schoenknecht, Mateus T. ^{[1
]}

Agostini, Luciano V. ^{[1
]}

机构：

[1] UFPEL Fed Univ Pelotas, GACI Grp Architectures & Integrated Circuits, Pelotas, RS, Brazil

来源：

SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2010年

关键词：

Video coding; H.264/AVC; Motion Estimation; Half-Pixel;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This work presents a high performance hardware architecture for the H.264/AVC Half-Pixel Motion Estimation Refinement. This design can process very high definition videos like QHDTV (3840x2048) in real time processing (30 frames per second). It also presents a very optimized arrangement of interpolated samples, which is the main key to achieve an efficient search. The architecture was fully described in VHDL, synthesized to two different Xilinx FPGA devices and achieved the best results when compared to related works.

引用

页码：151 / 156

页数：6

共 50 条

[31] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
Yi-Hau Chen
Tung-Chien Chen
Shao-Yi Chien
Yu-Wen Huang
Liang-Gee Chen
Journal of Signal Processing Systems, 2008, 53 : 335 - 347
[32] UMHexagonS algorithm based motion estimation architecture for H.264/AVC
Rahman, CA
Badawy, W
Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 207 - 210
[33] New VLSI architecture for fractional motion estimation of H.264/AVC
Zheng, Zhao-Qing
Sang, Hong-Shi
Lai, Xiao-Ling
Shen, Xu-Bang
Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (12): : 2101 - 2108
[34] A fast quarter-pixel motion estimation algorithm for H.264/AVC
Chen G.
Jia Z.-H.
Chen H.
Optoelectron. Lett., 2008, 1 (66-68): : 66 - 68
[35] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
Chen, Yi-Hau
Chen, Tung-Chien
Chien, Shao-Yi
Huang, Yu-Wen
Chen, Liang-Gee
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (03): : 335 - 347
[36] Hardware implementation and validation of the fast variable block size motion estimation architecture for H.264/AVC
Ben Atitallah, A.
Arous, S.
Loukil, H.
Masmoudi, N.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (08) : 701 - 710
[37] A hardware accelerator for H.264/AVC motion compensation
Tseng, HC
Chang, CR
Lin, YL
2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 214 - 219
[38] Hardware Efficient Early Termination Mechanism in Motion Estimation for H.264 AVC
AlQaralleh, Esam A.
Alqudah, Yazan A.
Sababha, Belal H.
2015 FIFTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION AND COMMUNICATION TECHNOLOGY AND ITS APPLICATIONS (DICTAP), 2015, : 13 - 17
[39] Half-pixel correction for MPEG-2/H.264 transcoding
Kwon, SY
Lee, JK
Chung, KD
IMAGE ANALYSIS AND PROCESSING - ICIAP 2005, PROCEEDINGS, 2005, 3617 : 576 - 583
[40] Adaptive Computationally Scalable Motion Estimation for the Hardware H.264/AVC Encoder
Pastuszak, Grzegorz
Jakubowski, Mariusz
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2013, 23 (05) : 802 - 812

← 1 2 3 4 5 →