Modeling of quantum ballistic transport in double-gate devices with ultra-thin oxides

被引:1
|
作者
Munteanu, D [1 ]
Autran, JL [1 ]
Decarre, E [1 ]
Dinescu, R [1 ]
机构
[1] IRPHE, Lab Mat & Microelect Provence, F-13384 Marseille 13, France
关键词
D O I
10.1016/S0022-3093(03)00203-5
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
A new 2-D simulation code resolving the Schrodinger and Poisson equations coupled with the ballistic transport equation in double-gate (DG) devices has been developed. The present approach also includes the quantum mechanical tunneling of carriers through the source-to-drain barrier and the wave-function penetration in the gate oxide. This code has been used to investigate the operation of DG metal-oxide-semiconductor field-effect transistors (MOSFETs) in the deca-nanometer range (5-20 nm) with ultra-thin gate oxide and film bodies (1.5 nm). The present study highlights the impact of quantum tunneling on the DG MOSFET scaling by particularly analyzing several critical performance indicators such as short-channel effects, off-state current and subthreshold slope. (C) 2003 Elsevier B.V. All rights reserved.
引用
收藏
页码:206 / 212
页数:7
相关论文
共 50 条
  • [11] Investigation of gate-induced drain leakage (GIDL) current in thin body devices: Single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETs
    Choi, YK
    Ha, D
    King, TJ
    Bokor, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2073 - 2076
  • [13] Tunneling and intersubband coupling in ultra-thin body double-gate MOSFETs
    Sverdlov, V
    Gehring, A
    Kosina, H
    Selberherr, S
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 93 - 96
  • [14] Ultra-thin gate oxides - Performance and reliability
    Iwai, H
    Momose, HS
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 163 - 166
  • [15] Simulation of quantum transport in ballistic double-gate MOSFETs using transfer matrix method
    Abdolkader, T. M.
    2006 International Conference on Computer Engineering & Systems, 2006, : 91 - 96
  • [16] Tunneling component of the ballistic current in ultimate double-gate devices
    Autran, JL
    Munteanu, D
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2003, 6 (07) : G95 - G97
  • [17] Modeling and analysis of gate leakage in ultra-thin oxide sub-50nm double gate devices and circuits
    Mukhopadhyay, S
    Kim, K
    Kim, JJ
    Lo, SH
    Joshi, RV
    Chuang, CT
    Roy, K
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 410 - 415
  • [18] Quantum Transport in Silicon Double-Gate MOSFET
    Lamba, V.
    Engles, D.
    Malik, S. S.
    Verma, M.
    2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2009, : 55 - +
  • [19] Design considerations and comparative investigation of ultra-thin SOI, double-gate and cylindrical nanowire FETs
    Gnani, E.
    Reggiani, S.
    Rudan, M.
    Baccarani, G.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 371 - +
  • [20] Assessing the performance limits of ultra-thin double-gate MOSFETs: Silicon vs. germanium
    Khakifirooz, A
    Nayfeh, OM
    Antoniadis, DA
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 79 - 80