A lateral field non-binary split weighted capacitor array based on fractal curve for SAR ADC

被引:2
|
作者
Zhao Lei [1 ]
Zhang Xiaolin [1 ]
Ji Wenxin [1 ]
机构
[1] Beihang Univ, Sch Elect & Informat Engn, Beijing 100191, Peoples R China
关键词
fractal curve; weighted capacitor army; SAR ADC; ON-CHIP TRANSFORMER;
D O I
10.1587/elex.17.20200034
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A non-binary split-type MOM weighted capacitor array based on fractal geometry for SAR (Successive Approximation Register) ADC is proposed. By taking advantage of the geometric characteristics of the Hilbert curve, the capacitor array avoids the use of complex common-centroid structure and complex wiring. The test results of the SAR ADC using this capacitor array show that, the measured DNL and INL were -0.26/0.38 LSBs and -0.37/0.38 LSBs, respectively. The ENOB is 8.66 bits. The SAR ADC was implemented using a 180-nm CMOS process with a supply voltage of 1.8 V. Its active area and power consumption are 330 mu m x 1190 mu m and 1.89 mW, respectively.
引用
收藏
页数:6
相关论文
共 50 条
  • [11] A novel split capacitor array switching scheme with proportional coefficient for SAR ADC
    Ruixue Ding
    Shaopeng Dong
    Shubin Liu
    Depeng Sun
    Zhangming Zhu
    Analog Integrated Circuits and Signal Processing, 2019, 98 : 597 - 605
  • [12] A 11-bit ENOB Noise-shaping SAR ADC with Non-binary DAC Array
    Dai, Zhiyuan
    Hu, Hang
    Ye, Fan
    Ren, Junyan
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1014 - 1016
  • [13] Research on a high-precision SAR ADC based on non-binary redundancy structure
    Tao Wengang
    Jing Song
    Wang Hongyi
    Lu Yifan
    Huang Songlei
    Fang Jiaxiong
    EARTH AND SPACE: FROM INFRARED TO TERAHERTZ, ESIT 2022, 2023, 12505
  • [14] A SAR ADC with Segment Binary Weighted Attenuation Capacitor DAC layout technique
    Chung, Keun-Yong
    Baek, Kwang-Hyun
    Choi, Bo-Kyong
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 389 - 390
  • [15] A 12-Bit SAR ADC with Binary Search Calibration Algorithm for a Split Capacitor
    Yang, Je-, I
    Yoon, Kwang Sub
    Lim, Hongki
    ELECTRONICS, 2024, 13 (02)
  • [16] Non-binary SAR ADC with Digital Error Correction for Low Power Applications
    Ogawa, Tomohiko
    Matsuura, Tatsuji
    Kobayashi, Haruo
    Takai, Nobukazu
    Hotta, Masao
    San, Hao
    Abe, Akira
    Yagi, Katsuyoshi
    Mori, Toshihiko
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 196 - 199
  • [17] A Rail-to-Rail Noise-Shaping Non-Binary SAR ADC
    Saisundar., S.
    Yoshio., N.
    Chang, Kah-Hyong
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [18] 14.5fJ/conversion-step 9-bit 100-kS/s non-binary weighted dual capacitor array based area and energy efficient SAR ADC in 90nm CMOS
    Narasimaiah, Jagadish Dasarahalli
    Bhat, Mujoor Shankaranarayana
    IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (06) : 671 - 680
  • [19] A Low Power Switching Method with Variable Comparator Reference Voltage and Split Capacitor Array for SAR ADC
    He, Xiaoyong
    He, Junliang
    Cai, Min
    Jing, Zhaoxia
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 379 - 382
  • [20] Low Energy and Area Efficient Nonbinary Capacitor Array based SAR ADC
    Jagadish, D. N.
    Bhat, M. S.
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 54 - 57