MRAPI implementation for Heterogeneous Reconfigurable Systems-on-Chip

被引:1
|
作者
Gantel, L. [1 ,2 ]
Benkhelifa, M. E. A. [2 ]
Verdier, F. [3 ]
Lemonnier, F. [1 ]
机构
[1] Thales Res & Technol, Embedded Syst Lab, 1 Ave Augustin Fresnel, F-91767 Palaiseau, France
[2] Univ Cergy Pontoise, ENSEA, ETIS Lab, CNRS, F-95014 Cergy Pontoise, France
[3] Univ Nice Sophia Antipolis, CNRS, LEAT Lab, F-06903 Sophia Antipolis, France
关键词
D O I
10.1109/FCCM.2014.74
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In a Reconfigurable System-on-Chip (SoC) platform, the application is divided into threads managed by an operating system, and whereas some threads are implemented as hardware threads and allocated into a partition of the chip, others run as software threads on embedded processing elements. Relying on the Multicore Resource management API (MRAPI) specification and client-server mechanisms, we propose solutions to provide a flexible access to the operating system services for every threads whatever is the core they are running on. In order to improve the application deployment process when targeting HRSoC, we realized both a hardware and a software implementation of this API. Depending on affinities of the operating system services with each core, such a solution allows a fine-grain implementation of these services over the platform.
引用
收藏
页码:239 / 239
页数:1
相关论文
共 50 条
  • [41] A study on communication issues for systems-on-chip
    Zeferino, CA
    Kreutz, ME
    Carro, L
    Susin, AA
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 121 - 126
  • [42] A Semi-Automatic Toolchain for Reconfigurable Multiprocessor Systems-on-Chip: Architecture Development and Application Partitioning
    Goehringer, Diana
    Huebner, Michael
    Benz, Michael
    Becker, Juergen
    FPGA 10, 2010, : 286 - 286
  • [43] Extending UML/MARTE to Support Discrete Controller Synthesis, Application to Reconfigurable Systems-on-Chip Modeling
    Guillet, Sebastien
    De Lamotte, Florent
    Le Griguer, Nicolas
    Rutten, Eric
    Gogniat, Guy
    Diguet, Jean-Philippe
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (03)
  • [44] SystemC and OCAPI-xl based system-level design for reconfigurable systems-on-chip
    Tiensyrjä, K
    Cupak, M
    Masselos, K
    Pettissalo, M
    Potamianos, K
    Qu, Y
    Rynders, L
    Vanmeerbeeck, G
    Voros, N
    Zhang, Y
    ADVANCES IN DESIGN AND SPECIFICATION LANGUAGES FOR SOCS: SELECTED CONTRIBUTIONS FROM FDL'04, 2005, : 255 - 269
  • [45] Testing methodologies for embedded systems and systems-on-chip
    Yang, LT
    Muzio, J
    EMBEDDED SOFTWARE AND SYSTEMS, 2005, 3605 : 15 - 24
  • [46] Enabling the Design of Behavioral Systems-on-Chip
    Shetty, Santosh
    Schafer, Benjamin Carrion
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 331 - 336
  • [47] Heterogeneous and multi-level compression techniques for test volume reduction in systems-on-chip
    Lingappan, L
    Ravi, S
    Raghunathan, A
    Jha, NK
    Chakradhar, ST
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 65 - 70
  • [48] Silicon modeling of nanometer systems-on-chip
    Robertson, C
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 19 - 22
  • [49] Embedded Multiprocessor Systems-on-Chip Programming
    Mignolet, Jean-Yves
    Wuyts, Roel
    IEEE SOFTWARE, 2009, 26 (03) : 34 - 41
  • [50] On-chip debug support for embedded systems-on-chip
    Maier, KD
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 565 - 568