On the performance analysis and design of an integrated front-end PIN/HBT photoreceiver

被引:5
|
作者
Das, NR [1 ]
Deen, AJ [1 ]
机构
[1] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
关键词
photodetector; photoreceiver; PIN/HBT photoreceiver; photodiode; photodetector modeling; photoreceiver modeling; photoreceiver performance; front-end photoreceiver; PIN photodiode; HBT amplifier;
D O I
10.1109/JQE.2003.821485
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A detailed study on the performance analysis and optimum design of an integrated front-end PIN/HBT photoreceiver for fiber-optic communication is presented. Receiver circuits with two different transimpedance amplifiers-a single-stage common emitter (CE) amplifier and a three-stage amplifier comprising a CE amplifier and two emitter followers (EFs), are analyzed assuming a standard load of 50 Omega. A technique to include the transit-time effect of a PIN photodetector on the overall receiver circuit analysis is introduced and discussed. Gain-bandwidth product (GB) and gain-bandwidth-sensitivity measure product (GBS) are obtained as functions of feedback resistance (R-F) and various device parameters. Hence, some optimum designs are suggested using a photodetector of area 100 mum(2) and with a feedback resistance of 500 Omega. The bandwidth plays a major role in determining the optimum designs for maximum GB and maximum GBS. A bandwidth >8 GHz has been obtained for the photoreceiver even with a single-stage CE amplifier. The optimum design for a receiver with a three-stage amplifier shows a bandwidth of 35 GHz which is suitable for receivers operating well beyond 40 Gb/s; however, in this case, the gain is reduced. The performance of different fixed square-emitter structures are investigated to choose the optimum designs corresponding to different gains. Very low power dissipation has been estimated for the optimized devices. The noise performance of the devices with optimum designs was calculated in terms of the minimum detectable optical power for a fixed bit-error rate of 10(-9). The present design indicates that GB and noise performance can be improved by using an optimum device design.
引用
收藏
页码:78 / 91
页数:14
相关论文
共 50 条
  • [21] Active front-end design criteria
    Liccardo, F
    Marino, P
    Schiano, C
    Visciano, N
    10TH INTERNATIONAL CONFERENCE ON HARMONICS AND QUALITY OF POWER, VOLS I AND II, PROCEEDINGS, 2002, : 507 - 512
  • [22] Design for a Superconducting Filter Front-End
    Shigaki, Masafumi
    Hagiwara, Yuichi
    Yamanaka, Kazunori
    Kurihara, Kazuaki
    2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 569 - +
  • [23] PESIC: An integrated front-end for PET applications
    Herrero, V.
    Gadea, R.
    Colom, R.
    Sebastia, A.
    Monzo, J. M.
    Esteve, R.
    Lerche, Ch. W.
    Benlloch, J. M.
    2007 15TH IEEE-NPSS REAL-TIME CONFERENCE, VOLS 1 AND 2, 2007, : 347 - +
  • [24] Front-end engineering and design solution
    不详
    HYDROCARBON PROCESSING, 1999, 78 (03): : 39 - 39
  • [25] Design of front-end RF circuits
    Gharpurey, R
    Viswanathan, TR
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 134 - 139
  • [26] Clients' activities at the design front-end
    Tzortzopoulos, Patricia
    Cooper, Rachel
    Chan, Paul
    Kagioglou, Mike
    DESIGN STUDIES, 2006, 27 (06) : 657 - 683
  • [27] PRIORITIES - FRONT-END DESIGN AND PROCESS
    BROWN, DH
    COMPUTER-AIDED ENGINEERING, 1995, 14 (01): : 60 - 60
  • [28] MIMO front-end module design
    SiGe Semiconductor Inc.
    Electron. Eng. Times, 2006, 1414 (56):
  • [29] Optimizing performance of front-end screening
    Rynk, R
    BIOCYCLE, 2001, 42 (03) : 58 - +
  • [30] Integrated front-end modules for cell phones
    Wright, PV
    2005 IEEE ULTRASONICS SYMPOSIUM, VOLS 1-4, 2005, : 564 - 572