Ternary Logic Flip-Flops Using Quantum Dot Gate Field Effect Transistor (QDGFET)

被引:1
|
作者
Karmakar, Supriya [1 ]
机构
[1] Farmingdale State Coll SUNY, Dept Elect & Comp Engn Technol, Farmingdale, NY 11735 USA
关键词
Quantum dot; SR latch; metal oxide semiconductor field effect transistor; Very large-scale integration; Nano dots; CIRCUITS; DESIGN;
D O I
10.1007/s12633-022-01949-4
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
In this paper, ternary logic SR, JK and D Flip-Flops using three-state quantum dot gate field effect transistors are introduced. Due to the change in the threshold voltage, Quantum dot gate field effect transistors (QDGFETs) produce an intermediate state between the on and the off state of the device. The author has developed a simplified circuit model that accounts for this intermediate state. Interesting logic can be implemented using quantum dot gate field effect transistors. In this work, designs of different Flip-Flops in ternary logic using QDGFET based ternary NAND and ternary NOR have been discussed. More states in the QDGFET increase the bit handling capabilities of this device and help us to design complex circuits with fewer circuit elements.
引用
收藏
页码:12553 / 12565
页数:13
相关论文
共 50 条
  • [41] Compact Analog-To-Digital Converter (ADC) Using Quantum Dot Gate-Quantum Dot Channel Field Effect Transistor (QDG-QDCFET)
    Supriya Karmakar
    Silicon, 2019, 11 : 2775 - 2788
  • [42] Folded Circuit Synthesis: Min-Area Logic Synthesis Using Dual-Edge-Triggered Flip-Flops
    Han, Inhak
    Shin, Youngsoon
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2018, 23 (05)
  • [43] All-optical tree-based greedy router using optical logic gates and optical flip-flops
    Sahel Sahhaf
    Abhishek Dixit
    Wouter Tavernier
    Didier Colle
    Mario Pickavet
    Piet Demeester
    Photonic Network Communications, 2018, 35 : 109 - 121
  • [44] Double Quantum Dot Field Effect Transistor on Graphene
    H. Mohammadpour
    JETP Letters, 2021, 114 : 707 - 712
  • [45] Single-photon detection using a quantum dot field effect transistor
    Shields, A.J.
    O'Sullivan, M.P.
    Farrer, I.
    Hogg, R.A.
    Ritchie, D.A.
    Leadbeater, M.L.
    Cooper, K.
    Norman, C.E.
    Pepper, M.
    Pacific Rim Conference on Lasers and Electro-Optics, CLEO - Technical Digest, 2000, : 369 - 370
  • [46] Demonstration of logic AND device using a split-gate pentacene field effect transistor
    Mueller, CH
    Theofylaktos, N
    Miranda, FA
    Johnson, AT
    Pinto, NJ
    THIN SOLID FILMS, 2006, 496 (02) : 494 - 499
  • [47] Three-state quantum dot gate field-effect transistor in silicon-on-insulator
    Karmakar, Supriya
    Gogna, Mukesh
    Suarez, Ernesto
    Jain, Faquir C.
    IET CIRCUITS DEVICES & SYSTEMS, 2015, 9 (02) : 111 - 118
  • [48] DESIGN OF DYNAMIC TERNARY LOGIC USING FLOATING-GATE MOS TRANSISTOR
    Hang, Guoqiang
    Li, Xiaohua
    Hu, Xiaohui
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [49] 22nm CMOS pW Standby Power Flip-Flops with/without Security using Dynamic Leakage Suppression Logic
    Duong Nghiep Huy
    Chen, Guowei
    Niitsu, Kiichi
    2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2022, : 93 - 96
  • [50] A low power 8 x 27-1 PRBS generator using Exclusive-OR gate merged D flip-flops
    Singh, Mayank Kumar
    Singh, Puneet
    Das, Devarshi Mrinal
    Sakare, Mahendra
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 779 - 782