Rapid prototyping of reconfigurable coprocessors

被引：1
|
作者：
Narasimhan, N [1 ]
Srinivasan, V [1 ]
Vootukuru, M [1 ]
Walrath, J [1 ]
Govindarajan, S [1 ]
Vemuri, R [1 ]
机构：
[1] UNIV CINCINNATI,DEPT ECECS,LAB DIGITAL DESIGN ENVIRONM,CINCINNATI,OH 45221
来源：
INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/ASAP.1996.542825
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：303 / 312
页数：10
相关论文
共 50 条
  • [21] Simulation and rapid prototyping environment for underwater acoustic communications:: Reconfigurable modem
    Sözer, EM
    OCEANS 2005 - EUROPE, VOLS 1 AND 2, 2005, : 80 - 85
  • [22] Operating system support for interface virtualisation of reconfigurable coprocessors
    Vuletic, M
    Righetti, L
    Pozzi, L
    Ienne, P
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 748 - 749
  • [23] Virtualization of reconfigurable coprocessors in HPRC systems with multicore architecture
    Gonzalez, Ivan
    Lopez-Buedo, Sergio
    Sutter, Gustavo
    Sanchez-Roman, Diego
    Gomez-Arribas, Francisco J.
    Aracil, Javier
    JOURNAL OF SYSTEMS ARCHITECTURE, 2012, 58 (6-7) : 247 - 256
  • [24] Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors
    Griese, Bjorn
    Kettelhoit, Boris
    Porrmann, Mario
    PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, : 214 - +
  • [25] Model-based performance analysis for reconfigurable coprocessors
    Charlwood, SM
    Mangnall, JP
    Quigley, SF
    RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III, 2001, 4525 : 36 - 47
  • [26] Reconfigurable Coprocessors Synthesis in the MPEG-RVC Domain
    Sau, Carlo
    Fanni, Luca
    Meloni, Paolo
    Raffo, Luigi
    Palumbo, Francesca
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [27] A rapid prototyping environment for high-speed reconfigurable analog signal processing
    Becker, Joachim
    Henrici, Fabian
    Trendelenburg, Stanis
    Manoli, Yiannos
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3294 - 3297
  • [28] Rapid Design and Prototyping of a Reconfigurable Decoder Architecture for QC-LDPC Codes
    Murugappa, Purushotham
    Lapotre, Vianney
    Baghdadi, Amer
    Jezequel, Michel
    RAPID SYSTEM PROTOTYPING: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE (RSP 2013), 2013, : 87 - 93
  • [29] Dynamic prefetching in the virtual memory window of portable reconfigurable coprocessors
    Vuletic, M
    Pozzi, L
    Ienne, P
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 596 - 605
  • [30] Virtual memory window for application-specific reconfigurable coprocessors
    Vuletic, Miljan
    Pozzi, Laura
    Ienne, Paolo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (08) : 910 - 915
12345