Methods to achieve sub-100nm contact hole lithography

被引:9
|
作者
Lindsay, T [1 ]
Kavanagh, R [1 ]
Pohlers, G [1 ]
Kanno, T [1 ]
Bae, Y [1 ]
Barclay, G [1 ]
Kanagasabapathy, S [1 ]
Mattia, J [1 ]
机构
[1] Shipley Co Inc, Marlborough, MA 01752 USA
关键词
contact holes; ArF; bi-layer; ultra-thin resist; thermal flow;
D O I
10.1117/12.485173
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
There are numerous methods being explored by lithographers; to achieve contact holes below 100nm. Regarding optical impact on contact hole imaging, very high numerical aperture tools are becoming available at 193nm (as high as 0.9) and various optical extension techniques such as assist features, focus drilling, phase shift masks, and off-axis illumination are being employed to improve the aerial image. In this paper, the impact of the ArF photoresist is investigated. Polymers capable of thermal reflow of larger (similar to140nm) to smaller (90nm and below) contact holes are presented. Improved materials to achieve the properties necessary for good contact hole imaging for standard single layer resist (SLR) processing are also discussed. State-of-the-art ultra-thin resists (UTR) for contact holes and 193nm bi-layer resist systems are also studied as viable techniques to achieving very small contact holes.
引用
收藏
页码:705 / 712
页数:8
相关论文
共 50 条
  • [21] The challenges in achieving sub-100nm MOSFETs
    Tasch, AF
    SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 52 - 60
  • [22] Variability in sub-100nm SRAM designs
    Heald, R
    Wang, P
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 347 - 352
  • [23] Advances in CPL, collimated plasma source & full field exposure for sub-100nm lithography
    Boerger, B
    Mcleod, S
    Forber, R
    Turcu, E
    Gaeta, C
    Bailey, DK
    Ben-Jacob, J
    EMERGING LITHOGRAPHIC TECHNOLOGIES VII, PTS 1 AND 2, 2003, 5037 : 1112 - 1122
  • [24] NiSi salicide for sub-100nm CMOS
    Xiang, Q
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 354 - 361
  • [25] How to print 100 nm contact hole with low NA 193 nm lithography
    Lin, SH
    Teng, JM
    Chen, JH
    Chen, CH
    Ho, BC
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 1091 - 1099
  • [26] New DFM approach abstracts AItPSM lithography requirements for sub-100nm IC design domains
    Ghosh, P
    Kang, CS
    Sanie, M
    Pinto, D
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 131 - 137
  • [27] Patterning sub-100nm features for submicron devices
    Kavak, H
    Goodberlet, JG
    NANOENGINEERED NANOFIBROUS MATERIALS, 2004, 169 : 529 - 534
  • [28] Approach for physical design in sub-100nm era
    Masuda, H
    Okawa, S
    Aoki, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5934 - 5937
  • [29] Electrical properties of sub-100nm SiGe nanowires
    BHamawandi
    MNoroozi
    GJayakumar
    AErgl
    KZahmatkesh
    MSToprak
    HHRadamson
    Journal of Semiconductors, 2016, 37 (10) : 14 - 19
  • [30] Sub-100nm interconnects using multistep plating
    Yang, MX
    Mao, DX
    Yu, CM
    Dukovic, J
    Xi, M
    SOLID STATE TECHNOLOGY, 2003, 46 (10) : 37 - +