A feature associative processor for image recognition based on a A-D merged architecture

被引：0
|
作者：
Iwata, A [1 ]
Nagata, M [1 ]
Nakamoto, H [1 ]
Takeda, N [1 ]
Homma, M [1 ]
Higashi, H [1 ]
Morie, T [1 ]
机构：
[1] Hiroshima Univ, Fac Elect Engn, Higashihiroshima 7398527, Japan
来源：
VLSI: SYSTEMS ON A CHIP | 2000年 / 34卷
关键词：
CMOS image sensor; pulse width modulation; vector quantization; pattern matching; cellular automata;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An Image Feature Associative Processor (IFAP), which extracts local and grobal features of input image data based on bio-inspired parallel architecture, is proposed. It consists of an image sensor, a cellular automaton and pattern matching processors based on PWM analog-digital merged circuits. IFAP extracts image features at a standard video frame rate with low power dissipation.
引用
收藏
页码：77 / 88
页数：12
相关论文
共 50 条
  • [1] Image recognition processor based on morphological associative memories
    Guzman, Enrique
    Alvarado, Selene
    Pogrebnyak, Oleksiy
    Yanez, Cornelio
    CERMA 2007: ELECTRONICS, ROBOTICS AND AUTOMOTIVE MECHANICS CONFERENCE, PROCEEDINGS, 2007, : 260 - 265
  • [2] An image filtering processor for face/object recognition using merged/mixed analog-digital architecture
    Korekado, K
    Morie, T
    Nomura, O
    Nakano, T
    Matsugu, M
    Iwata, A
    2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 220 - 223
  • [3] A pixel-parallel image processor for Gabor filtering based on merged analog/digital architecture
    Morie, T
    Umezawa, J
    Iwata, A
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 212 - 213
  • [4] An associative-processor-based mixed signal system for robust grayscale image recognition
    Yagi, M
    Shibata, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 137 - 140
  • [5] Wavelet image processor for pattern recognition and feature extraction
    DeCusatis, C
    Abbate, A
    Das, P
    INTERNATIONAL CONFERENCE ON HOLOGRAPHY AND OPTICAL INFORMATION PROCESSING (ICHOIP '96), 1996, 2866 : 91 - 94
  • [6] An image-filtering LSI processor architecture for face/object recognition using a sorted projection-field model based on a merged/mixed analog-digital architecture
    Nomura, Osamu
    Morie, Takashi
    Korekado, Keisuke
    Nakano, Teppei
    Matsugu, Masakazu
    Iwata, Atsushi
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (06): : 781 - 791
  • [7] An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems
    Yagi, M
    Shibata, T
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (05): : 1144 - 1161
  • [8] Development of Image Recognition Processor Based on Configurable Processor
    Miyamori, Takashi
    Tanabe, Jun
    Taniguchi, Yasuhiro
    Furukawa, Kenji
    Kozakaya, Tatsuo
    Nakai, Hiroaki
    Miyamoto, Yukimasa
    Maeda, Ken-ichi
    Matsui, Masataka
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2005, 17 (04) : 437 - 446
  • [9] An integrated memory array processor architecture for embedded image recognition systems
    Kyo, S
    Okazaki, S
    Arai, T
    32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 134 - 145
  • [10] Visconti: Multi-VLIW image recognition processor based on configurable processor
    Tanabe, J
    Taniguchi, Y
    Miyamori, T
    Miyamoto, Y
    Takeda, H
    Tarui, M
    Nakayama, H
    Takeda, N
    Maeda, K
    Matsui, M
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 185 - 188
12345