Nyquist-Rate Time-Interleaved Current-Steering DAC with Dynamic Channel Matching

被引：0
|
作者：
Cheng, Long [1 ]
Ye, Fan [1 ]
Yang, Hai-Feng [1 ]
Li, Ning [1 ]
Xu, Jun [1 ]
Ren, Jun-Yan [1 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
来源：
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A Nyquist-rate time-interleaved current-steering digital-to-analog converter (DAC) with dynamic channel matching (DCM) is proposed. Thanks to the proposed Nyquist-rate time-interleaved architecture, the DAC can properly operate at more than 1GS/s for a near-Nyquist output signal. The key limitation of the time-interleaved architecture is the mismatches between channels. The proposed DCM method can be applied to significantly suppress the spurious tones caused by imperfect channel matching. A 14-bit 1GS/s current-steering DAC with behavior models and a 0.18 mu m CMOS technology is simulated to illustrate the wideband time-interleaved architecture and the harmonic elimination of the DCM.
引用
收藏
页码：5 / 8
页数：4
相关论文
共 43 条
  • [1] A time-interleaved ΔΣ-DAC architecture clocked at the Nyquist rate
    Pham, Jennifer
    Carusone, Anthony Chan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (09) : 858 - 862
  • [2] ΣΔ Time Interleaved Current Steering DAC with Dynamic Elements Matching
    Noli, Stefano
    Perez, Aldo Pena
    Bonizzoni, Edoardo
    Maloberti, Franco
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 407 - 410
  • [3] A Novel Dynamic Element Matching Technique in Current-Steering DAC
    Su, Wei
    Wang, Yuan
    Zhao, Junlei
    Jia, Song
    Zhang, Xing
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [4] Dynamic calibration of current-steering DAC
    Su, Chao
    Geiger, R. L.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 117 - +
  • [5] Multi-Rate Segmented Time-Interleaved Current Steering DAC with Unity-Elements Sharing
    Aksin, Devrim
    Ozbek, Gurer
    Maloberti, Franco
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3353 - 3356
  • [6] A 6b 28GS/s Four-channel Time-interleaved Current-Steering DAC with Background Clock Phase Calibration
    Kim, Woo-Cheol
    Jo, Dong-shin
    Roh, Yi-Ju
    Kim, Ye-Dam
    Ryu, Seung-Tak
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C138 - C139
  • [7] Expanding the time-interleaving design capabilities: A 28 GS/s4-bit time-interleaved current-steering DAC case study
    Michailidis, Anastasios
    Noulis, Thomas
    Pavlidis, Vasileios
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 183
  • [8] Random Swapping Dynamic Element Matching Technique for Glitch Energy Minimization in Current-Steering DAC
    Shen, Meng-Hung
    Tsai, Jen-Huan
    Huang, Po-Chiun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (05) : 369 - 373
  • [9] Time Interleaved Current Steering DAC for Ultra-High Conversion Rate
    Feng, Da
    Sin, Sai-Weng
    Bonizzoni, Edoardo
    Maloberti, Franco
    2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
  • [10] A Novel Dynamic Element Match Technique in Current-Steering DAC
    Liu, Baoguang
    Wang, Yuan
    Guo, Guangliang
    Jia, Song
    Zhang, Xing
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
12345