Private Circuits: A Modular Approach

被引:18
|
作者
Ananth, Prabhanjan [1 ]
Ishai, Yuval [2 ]
Sahai, Amit [3 ]
机构
[1] MIT, CSAIL, 77 Massachusetts Ave, Cambridge, MA 02139 USA
[2] Technion, Haifa, Israel
[3] UCLA, Los Angeles, CA USA
基金
欧洲研究理事会;
关键词
D O I
10.1007/978-3-319-96878-0_15
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We consider the problem of protecting general computations against constant -rate random leakage. That is, the computation is performed by a randomized boolean circuit that maps a randomly encoded input to a randomly encoded output, such that even if the value of every wire is independently leaked with some constant probability p > 0, the leakage reveals essentially nothing about the input. In this work we provide a conceptually simple, modular approach for solving the above problem, providing a simpler and self-contained alternative to previous constructions of Ajtai (STOC 2011) and Andrychowicz et al. (Eurocrypt 2016). We also obtain several extensions and generalizations of this result. In particular, we show that for every leakage probability p < 1, there is a finite basis Ig such that leakage-resilient computation with leakage probability p can be realized using circuits over the basis lg. We obtain similar positive results for the stronger notion of leakage tolerance, where the input is not encoded, but the leakage from the entire computation can be simulated given random p' -leakage of input values alone, for any p < < 1. Finally, we complement this by a negative result, showing that for every basis U there is some leakage probability p < 1 such that for any p' < 1, leakage tolerance as above cannot be achieved in general. We show that our modular approach is also useful for protecting computations against worst case leakage. In this model, we require that leakage of any t (adversarially chosen) wires reveal nothing about the input. By combining our construction with a previous derandomization technique of Ishai et al. (ICALP 2013), we show that security in this setting can be achieved with 0(t1+') random bits, for every constant s > 0. This (near-optimal) bound significantly improves upon previous constructions that required more than t3 random bits.
引用
收藏
页码:427 / 455
页数:29
相关论文
共 50 条
  • [31] CONTROLLABILITY AND FAULT OBSERVABILITY IN MODULAR COMBINATIONAL CIRCUITS
    CERNY, E
    IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (10) : 896 - 903
  • [32] MODULAR DESIGN OF ASYNCHRONOUS CIRCUITS DEFINED BY GRAPHS
    DAVID, R
    IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (08) : 727 - 737
  • [33] Modular Cluster Circuits for the Variational Quantum Eigensolver
    Ghasempouri, Seyed Ehsan
    Dueck, Gerhard W.
    De Baerdemacker, Stijn
    JOURNAL OF PHYSICAL CHEMISTRY A, 2023, 127 (39): : 8168 - 8178
  • [34] A Modular Dynamic Simulation Model for Comminution Circuits
    Legare, B.
    Bouchard, J.
    Poulin, E.
    IFAC PAPERSONLINE, 2016, 49 (20): : 19 - 24
  • [35] Modular Hardware Design of Pipelined Circuits with Hazards
    Jang, Minseong
    Rhee, Jungin
    Lee, Woojin
    Zhao, Shuangshuang
    Kang, Jeehoon
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2024, 8 (PLDI):
  • [36] FHE Over the Integers and Modular Arithmetic Circuits
    Kim, Eunkyung
    Tibouchi, Mehdi
    CRYPTOLOGY AND NETWORK SECURITY, CANS 2016, 2016, 10052 : 435 - 450
  • [37] Efficient delay test generation for modular circuits
    Ravikumar, CP
    Agrawal, N
    Agarwal, P
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 220 - 225
  • [38] Modular logic circuits, (Reseaux logiques cellulaires)
    FRECON L
    1971, 16 (03): : 170 - 175
  • [39] A synthesis algorithm for modular design of pipelined circuits
    Marinescu, MC
    Rinard, M
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 620 - 635
  • [40] Cooperative Control Strategy for Modular Decoupling Circuits
    Liu Y.
    Yuan Y.
    Wang H.
    Su M.
    Zhang W.
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2024, 39 (10): : 3118 - 3128