Private Circuits: A Modular Approach

被引:18
|
作者
Ananth, Prabhanjan [1 ]
Ishai, Yuval [2 ]
Sahai, Amit [3 ]
机构
[1] MIT, CSAIL, 77 Massachusetts Ave, Cambridge, MA 02139 USA
[2] Technion, Haifa, Israel
[3] UCLA, Los Angeles, CA USA
基金
欧洲研究理事会;
关键词
D O I
10.1007/978-3-319-96878-0_15
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We consider the problem of protecting general computations against constant -rate random leakage. That is, the computation is performed by a randomized boolean circuit that maps a randomly encoded input to a randomly encoded output, such that even if the value of every wire is independently leaked with some constant probability p > 0, the leakage reveals essentially nothing about the input. In this work we provide a conceptually simple, modular approach for solving the above problem, providing a simpler and self-contained alternative to previous constructions of Ajtai (STOC 2011) and Andrychowicz et al. (Eurocrypt 2016). We also obtain several extensions and generalizations of this result. In particular, we show that for every leakage probability p < 1, there is a finite basis Ig such that leakage-resilient computation with leakage probability p can be realized using circuits over the basis lg. We obtain similar positive results for the stronger notion of leakage tolerance, where the input is not encoded, but the leakage from the entire computation can be simulated given random p' -leakage of input values alone, for any p < < 1. Finally, we complement this by a negative result, showing that for every basis U there is some leakage probability p < 1 such that for any p' < 1, leakage tolerance as above cannot be achieved in general. We show that our modular approach is also useful for protecting computations against worst case leakage. In this model, we require that leakage of any t (adversarially chosen) wires reveal nothing about the input. By combining our construction with a previous derandomization technique of Ishai et al. (ICALP 2013), we show that security in this setting can be achieved with 0(t1+') random bits, for every constant s > 0. This (near-optimal) bound significantly improves upon previous constructions that required more than t3 random bits.
引用
收藏
页码:427 / 455
页数:29
相关论文
共 50 条
  • [1] SOUND SYNTHESIS - A FLEXIBLE MODULAR APPROACH WITH INTEGRATED CIRCUITS
    KINDLMANN, PJ
    FUGE, PH
    IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1968, AU16 (04): : 507 - +
  • [2] MODULAR PACKAGING APPROACH FOR DUAL IN-LINE INTEGRATED CIRCUITS
    MARTINEL.JM
    SAE TRANSACTIONS, 1968, 76 : 91 - &
  • [3] A Temporal Logic Approach to Modular Design of Synthetic Biological Circuits
    Bartocci, Ezio
    Bortolussi, Luca
    Nenzi, Laura
    COMPUTATIONAL METHODS IN SYSTEMS BIOLOGY, 2013, 8130 : 164 - 177
  • [4] Intrinsic evolution of large digital circuits using a modular approach
    Alagesan, Shri Vidhya
    Kannan, Sruthi
    Shanthi, G.
    Shanthi, A. P.
    Parthasarathi, Ranjani
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 19 - +
  • [5] A Modular Approach of an Electromagnetic Compatibility Test System for Integrated Circuits
    Kircher, Daniel
    Deutschmann, Bernd
    Profanter, Simon
    2023 AUSTROCHIP WORKSHOP ON MICROELECTRONICS, AUSTROCHIP, 2023, : 19 - 22
  • [6] MODULAR LOGIC CIRCUITS
    FRECON, L
    AUTOMATISME, 1971, 16 (03): : 170 - +
  • [7] Towards Making Private Circuits Practical: DPA Resistant Private Circuits
    Park, Jungmin
    Tyagi, Akhilesh
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 529 - 534
  • [8] LOWER BOUNDS FOR MODULAR COUNTING BY CIRCUITS WITH MODULAR GATES
    BARRINGTON, DM
    STRAUBING, H
    LATIN '95: THEORETICAL INFORMATICS, 1995, 911 : 60 - 71
  • [9] Lower bounds for modular counting by circuits with modular gates
    Barrington, DAM
    Straubing, H
    COMPUTATIONAL COMPLEXITY, 1999, 8 (03) : 258 - 272
  • [10] Lower bounds for modular counting by circuits with modular gates
    D. A. Mix Barrington
    H. Straubing
    computational complexity, 1999, 8 : 258 - 272