Signal integrity optimization of high-speed VLSI packages and interconnects

被引:1
|
作者
Zhang, QJ [1 ]
Wang, F [1 ]
Nakhla, MS [1 ]
Bandler, JW [1 ]
Biernacki, RM [1 ]
机构
[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
关键词
D O I
10.1109/ECTC.1998.678847
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Signal integrity of high-speed VLSI packages and interconnects is becoming one of the critical issues in an overall system design as the operating frequency in electronic systems such as computers and digital communication systems is going higher and higher. In recent years, research into the VLSI package and interconnect optimization problems has been very active, and several important progresses have been made. This paper presents the review of recent development in signal integrity oriented optimization of VLSI packages and interconnects. Advanced optimization techniques are also presented with emphasis on large scale optimization and space mapping, a new concept linking engineering models of different types and levels of complexity.
引用
收藏
页码:1073 / 1076
页数:4
相关论文
共 50 条
  • [21] High-speed and low-power repeater for VLSI interconnects
    A.Karthikeyan
    P.S.Mallick
    Journal of Semiconductors, 2017, (10) : 83 - 87
  • [22] TIME-DOMAIN SENSITIVITY OF HIGH-SPEED VLSI INTERCONNECTS
    LIU, N
    NAKHLA, M
    ZHANG, QJ
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1994, 22 (06) : 479 - 511
  • [23] Optimization of High-Speed Channel for Signal Integrity With Deep Genetic Algorithm
    Zhang, Huan Huan
    Xue, Zhao Sheng
    Liu, Xin Yi
    Li, Ping
    Jiang, Lijun
    Shi, Guang Ming
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (04) : 1270 - 1274
  • [24] Method for System-Level Signal and Power Integrity Modeling of High-Speed Electronic Packages
    Liu, En-Xiao
    Wei, Xingchang
    Oo, Zaw Zaw
    Zhang, Yao-Jiang
    Zhang, Wenzu
    Li, Er-Ping
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 96 - 101
  • [25] High-efficiency arithmetic for transient simulation of interconnects in high-speed VLSI
    Li, H.R.
    Li, Z.F.
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2001, 35 (06): : 817 - 819
  • [26] The Signal Integrity of The High-speed IC Design
    Huang, Kaer
    Liu, Wenyi
    Zhang, Yan
    Yan, Hongcheng
    2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
  • [27] DELAY AND CROSSTALK SIMULATION OF HIGH-SPEED VLSI INTERCONNECTS WITH NONLINEAR TERMINATIONS
    XIE, DH
    NAKHLA, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (11) : 1798 - 1811
  • [28] Ensuring signal integrity in high-speed connectors
    Witte, Markus
    CONNECTOR SPECIFIER, 2009, 25 (01) : 12 - +
  • [29] Precise integration algorithm for transient simulation of interconnects in high-speed VLSI
    Tang, Min
    Ma, Xi-Kui
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2004, 32 (05): : 787 - 790
  • [30] Application of neural networks to EM-based simulation and optimization of interconnects in high-speed VLSI circuits
    Veluswami, A.
    Nakhla, M.S.
    Zhang, Q.-J.
    IEEE Transactions on Microwave Theory and Techniques, 1997, 45 (5 /2): : 712 - 723