A novel gate-injection program/erase p-channel NAND-type flash memory with high (10 m cycle) endurance

被引:18
|
作者
Lue, Hang-Ting [1 ]
Lai, Erh-Kun [1 ]
Wang, Szu-Yu [2 ]
Yang, Ling-Wu [2 ]
Yang, Tahone [2 ]
Chen, Kuang-Chao [2 ]
Hsieh, Kuang-Yeu [1 ]
Liu, Rich [1 ]
Lu, Chih-Yuan [1 ]
机构
[1] Macronix Int Co Ltd, Emerging Cent Lab, 16 Li Hsin Rd,Sci Pk, Hsinchu, Taiwan
[2] Macronix Int Co Ltd, Technol Dev Ctr, Hsinchu, Taiwan
关键词
D O I
10.1109/VLSIT.2007.4339759
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have successfully developed a novel nitride-trapping non-volatile memory device using gate injection for program and erase operations. The device is a p-channel bandgap-engineered SONGS (BE-SONGS) [1], but with ultra-thin ONO tunneling dielectric grown on top of the trapping nitride. Programming and erasing are by -FN electron injection and +FN hole injection from the poly gate, respectively. Since gate oxide is not used as the tunnel dielectric, it is spared of the program/erase current stressing, thus causes much less interface state generation after P/E cycling stressing. Very high endurance (10M cycle P/E) is achieved owing to suppressed channel interface (S.S. and gm) degradation. Moreover, due to the gate injection instead of channel injection this novel device is insensitive to STI bird's beak geometry. Successful p-channel NAND array characteristics including the program inhibit and reading characteristics are demonstrated.
引用
收藏
页码:140 / +
页数:2
相关论文
共 18 条
  • [1] A low-voltage flash memory cell utilizing the gate-injection program/erase method with a recessed channel structure
    Wu, Dake
    Huang, Ru
    Wang, Pengfei
    Tang, Poren
    Wang, Yangyuan
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (07)
  • [2] A novel p-channel NAND-type Flash memory with 2-bit/cell operation and high programming throughput (>20 MB/sec)
    Lue, HT
    Wang, SY
    Lai, EK
    Wu, MT
    Yang, LW
    Chen, KC
    Ku, J
    Hsieh, KY
    Liu, R
    Lu, CY
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 341 - 344
  • [3] Optimization of Program and Erase Characteristics of Two Bit Flash Memory P-Channel Cell Structure using TCAD
    Hayashi, Hirokazu
    Axelrad, Valery
    Mochizuki, Marie
    Hayashi, Takahisa
    Maruyama, Tetsuhiro
    Suzuki, Kazuya
    Nagatomo, Yoshiki
    2014 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2014, : 169 - 172
  • [4] An analysis of program and erase mechanisms for Floating Channel Type Surrounding Gate Transistor Flash memory cells
    Hioki, M
    Sakuraba, H
    Endoh, T
    Masuoka, F
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (09): : 1628 - 1635
  • [5] Physical Modeling and Analysis on Improved Endurance Behavior of P-Type Floating Gate NAND Flash Memory
    Lee, ChangHyun
    Fayrushin, Albert
    Hur, Sunghoi
    Park, Youngwoo
    Choi, Jungdal
    Choi, Jeonghyuk
    Chung, Chilhee
    2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
  • [6] New Method to Analyze the Shift of Floating Gate Charge and Generated Tunnel Oxide Trapped Charge Profile in NAND Flash Memory by Program/Erase Endurance
    Shirota, Riichiro
    Yang, Bo-Jun
    Chiu, Yung-Yueh
    Chen, Hsuan-Tse
    Ng, Seng-Fei
    Wang, Pin-Yao
    Chang, Jung-Ho
    Kurachi, Ikuo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) : 114 - 120
  • [7] Endurance degradation and lifetime model of p-channel floating gate flash memory device with 2T structure
    Wei, Jiaxing
    Liu, Siyang
    Liu, Xiaoqiang
    Sun, Weifeng
    Liu, Yuwei
    Liu, Xiaohong
    Hou, Bo
    SOLID-STATE ELECTRONICS, 2017, 134 : 58 - 64
  • [8] A high programming throughput 0.35 mu m P-channel DINOR flash memory
    Sakamoto, O
    Onoda, H
    Katayama, T
    Hayashi, K
    Yamasaki, N
    Sakakibara, K
    Ohnakado, T
    Takada, H
    Tsuji, N
    Ajika, N
    Hatanaka, M
    Miyoshi, H
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 222 - 223
  • [9] High program efficiency of p-type floating gate in n-channel split-gate embedded flash memory
    Shih, Hung-Sheng
    Fang, Shang-Wei
    Kang, An-Chi
    King, Ya-Chin
    Lin, Chrong-Jung
    APPLIED PHYSICS LETTERS, 2008, 93 (21)
  • [10] Novel self-limiting high-speed program scheme of p-channel DINOR flash memory with n-channel select transistors
    Ohnakado, T
    Satoh, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (06) : 1209 - 1213