ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices

被引：0

作者：

Chen, S. -H. ^{[1
]}

Linten, D. ^{[1
]}

Hellings, G. ^{[1
]}

Veloso, A. ^{[1
]}

Scholz, M. ^{[1
]}

Boschke, R. ^{[1
,2
]}

Groeseneken, G. ^{[1
,2
]}

Collaert, N. ^{[1
]}

Thean, A. ^{[1
]}

机构：

[1] IMEC, B-3001 Leuven, Belgium

[2] Katholieke Univ Leuven, ESAT Dept, B-3001 Leuven, Belgium

来源：

2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In CMOS scaling roadmap, gate-all-around (GAA) nanowire (NW) is a promising candidate in sub-10nm nodes. However, newly introduced process options in GAA NW technologies can result in significant impacts on intrinsic ESD performance. In this work, ESD protection devices in GAA NW architecture are studied and the corresponding 3D TCAD simulations bring an in-depth understanding.

引用

页数：4

共 50 条

[41] Variability characteristics and corner effects of gate-all-around (GAA) p-type poly-Si junctionless nanowire/nanosheet transistors
Ahn, Min-Ju
Saraya, Takuya
Kobayashi, Masaharu
Hiramoto, Toshiro
JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SB)
[42] Random Dopant Fluctuation in Gate-All-Around Nanowire FET
Tan, Cher Ming
Chen, Xiangchen
2014 IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2014,
[43] Gate-all-around twin silicon nanowire SONOS memory
Suk, Sung Dae
Yeo, Kyoung Hwan
Cho, Keun Hwi
Li, Ming
Yeoh, Yun young
Hong, Ki-Ha
Kim, Sung-Han
Koh, Young-Ho
Jung, Sunggon
Jang, WonJun
Kim, Dong-Won
Park, Donggun
Ryu, Byung-Il
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 142 - +
[44] Modeling and analysis of gate-all-around silicon nanowire FET
Chen, Xiangchen
Tan, Cher Ming
MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1103 - 1108
[45] Structure effects in the gate-all-around silicon nanowire MOSFETs
Liang, Gengchiau
EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - 132
[46] A Review of Reliability in Gate-All-Around Nanosheet Devices
Wang, Miaomiao
MICROMACHINES, 2024, 15 (02)
[47] Localized thermal effects in Gate-all-around devices
Landon, Colin
Jiang, Lei
Pantuso, Daniel
Meric, Inanc
Komeyli, Kam
Hicks, Jeffrey
Schroeder, Daniel
2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
[48] Low-temperature (cryogenic) Transport in Gate-All-Around (GAA) Silicon Nanowire Field-Effect Transistor
Verma, Amit
Nekovei, Reza
Shiri, Daryoush
2024 IEEE 24TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO 2024, 2024, : 122 - 125
[49] Analytical Quantum Model for Germanium Channel Gate-All-Around (GAA) MOSFET
Vimala, P.
Kumar, Nithin N. R.
JOURNAL OF NANO RESEARCH, 2019, 59 (137-148) : 137 - 148
[50] Gate-all-around floating-gate memory device with triangular poly-Si nanowire channels
Tsai, Jung-Ruey
Lee, Ko-Hui
Lin, Horng-Chih
Huang, Tiao-Yuan
JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)

← 1 2 3 4 5 →