Operation voltage dependence of memory cell characteristics in fully depleted floating-body cell

被引:16
|
作者
Shino, T [1 ]
Ohsawa, T [1 ]
Higashi, T [1 ]
Fujita, K [1 ]
Kusunoki, N [1 ]
Minami, Y [1 ]
Morikado, M [1 ]
Nakajima, H [1 ]
Inoh, K [1 ]
Hamamoto, T [1 ]
Nitayama, A [1 ]
机构
[1] Toshiba Co Ltd, SoC Res & Dev Ctr, Yokohama, Kanagawa 2358522, Japan
关键词
distribution; MOSFETs; random access memories; silicon-on-insulator (SOI) technology; threshold voltage;
D O I
10.1109/TED.2005.856808
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A one-transistor memory cell on silicon-on-insulator, called floating-body cell (FBC), has been developed and demonstrated. Threshold voltage difference between the "0"-state and the "1"-state, which is a key parameter for realizing a larger scale memory by FBCs, is measured and analyzed using a 96 kb array diagnostic monitor (ADM). A function test of the ADM yielded a fail-bit probability of 0.002%. A new metric relating to the fail-bit probability, that is, the ratio of the threshold voltage difference over the total threshold voltage variation, is introduced and applied to the measurement results. Read current distributions are also evaluated for various operation voltages. This paper also investigates substrate bias dependence of the threshold voltage unique to fully-depleted devices. Channel impurity and substrate impurity concentration dependence of the threshold voltage are analyzed based on experimental data and device simulation.
引用
收藏
页码:2220 / 2226
页数:7
相关论文
共 50 条
  • [41] A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability
    Hamamoto, Takeshi
    Minami, Yoshihiro
    Shino, Tomoaki
    Kusunoki, Naoki
    Nakajima, Hiroomi
    Morikado, Mutsuo
    Yamada, Takashi
    Inoh, Kazumi
    Sakamoto, Atsushi
    Higashi, Tomoki
    Fujita, Katsuyuki
    Hatsuda, Kosuke
    Ohsawa, Takashi
    Nitayama, Akihiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 563 - 571
  • [42] Experimental Demonstration of the High-Performance Floating-Body/Gate DRAM Cell for Embedded Memories
    Wu, Qingqing
    Chen, Jing
    Lu, Zhichao
    Zhou, Zhenming
    Luo, Jiexin
    Chai, Zhan
    Yu, Tao
    Qiu, Chao
    Li, Le
    Pang, Albert
    Wang, Xi
    Fossum, Jerry G.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (06) : 743 - 745
  • [43] Highly Endurable Floating Body Cell Memory: Vertical Biristor
    Moon, Dong-Il
    Choi, Sung-Jin
    Kim, Jee-Yeon
    Ko, Seung-Won
    Kim, Moon-Seok
    Oh, Jae-Sub
    Lee, Gi-Sung
    Kang, Min-Ho
    Kim, Young-Su
    Kim, Jeoung-Woo
    Choi, Yang-Kyu
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [44] A PHYSICAL CHARGE-BASED MODEL FOR NON-FULLY DEPLETED SOI MOSFETS AND ITS USE IN ASSESSING FLOATING-BODY EFFECTS IN SOI CMOS CIRCUITS
    SUH, D
    FOSSUM, JG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) : 728 - 737
  • [45] Freely floating-body simulation by a 2D fully nonlinear numerical wave tank
    Koo, W
    Kim, MH
    OCEAN ENGINEERING, 2004, 31 (16) : 2011 - 2046
  • [46] Compact Modeling of Partially Depleted Silicon-on-Insulator Drain-Extended MOSFET (DEMOSFET) Including High-Voltage and Floating-Body Effects
    Agarwal, Tarun Kumar
    Trivedi, Amit Ranjan
    Subramanian, Vaidyanathan
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) : 3485 - 3493
  • [47] Using direct-tunneling mechanism to suppress hysteresis effect in floating-body partially depleted SOI devices
    Chen, SS
    Huang-Lu, S
    Tang, TH
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 331 - 333
  • [48] Analysis of the threshold voltage adjustment and floating body effect suppression for 0.1 mu m fully depleted SOI-MOSFET
    Koh, R
    Matsumoto, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1563 - 1568
  • [49] A novel two-transistor floating-body/gate cell for low-power nanoscale embedded DRAM
    Lu, Zhichao
    Fossum, Jerry G.
    Zhang, Weimin
    Trivedi, Vishal P.
    Mathew, Leo
    Sadd, Michael
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1511 - 1518
  • [50] Silicon on Replacement Insulator (SRI) Floating Body Cell (FBC) Memory
    Kim, Seiyon
    Tseng, Ricky J.
    Rachmady, Willy
    Jin, Ben
    Shah, Uday
    Ban, Ibrahim
    Avci, Uygar E.
    Chang, Peter L. D.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 165 - 166