Dispensing flip chip underfill process problems and solutions

被引:0
|
作者
Norris, M [1 ]
Overko, R [1 ]
机构
[1] Speedline Technol Fluids Dipensing Syst, Haverhill, MA 01835 USA
关键词
underfill; temperature control; rotary valve;
D O I
10.1109/ADHES.1998.742024
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Although Flip Chip is not a new technology, over the last few years we have seen this low cost interconnect solution applied to substrates other than ceramic. It is now more common that bare die and flip chip are mounted onto FR4 and even flex substrates for low cost manufacturing of advanced electronics such as PDA's, pagers and mobile phones. Along with the use of these new substrates has arisen the need to "underfill" the die after reflow. This paper details the different hardware requirements as well as the process parameters involved and their effect on the final results obtained. Understanding each parameter and the controls that are required in a production environment is key to correct implementation of the process.
引用
收藏
页码:178 / 183
页数:6
相关论文
共 50 条
  • [41] Underfill of flip chip on laminates: Simulation and validation
    National Semiconductor Corp., Santa Clara, CA 95052-8090, United States
    不详
    IEEE Trans. Compon. Packag. Technol., 2 (168-176):
  • [42] Flip chip underfill: A guide for successful processes
    Miquel, Bruno
    Advanced Packaging, 2002, 11 (08): : 33 - 37
  • [43] Underfill Delamination to Chip Sidewall in Advanced Flip Chip Packages
    Paquet, Marie-Claude
    Sylvestre, Julien
    Gros, Emmanuelle
    Boyer, Nicolas
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 960 - 965
  • [44] Correlation of flip chip underfill process parameters and material properties with in-process stress generation
    Palaniappan, P
    Selman, PJ
    Baldwin, B
    Wu, JL
    Wong, CP
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 838 - 847
  • [45] Design and fabrication of a flip-chip-on-chip 3-D packaging structure with a through-silicon via for underfill dispensing
    Tsui, YK
    Lee, SWR
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (03): : 413 - 420
  • [46] Experimental Methods in Monitoring Voids Formation During Flip Chip Underfill Cure Process
    Seng, Foong Chee
    Xian, Tee Swee
    Ling, Wong Tzu
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 556 - 561
  • [47] No-clean assembly process conditions - Effects on flip-chip/underfill reliability
    Todd, M
    Costello, K
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2001, : 42 - 45
  • [48] An innovative underfill process for high-speed SNIT CSPBGA flip chip assembly
    Zhang, J
    Baldwin, DF
    IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 17 - 21
  • [49] The effect of flux residue and substrate wettability on underfill flow process in flip chip packages
    Wang, Jinlin
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 467 - 473
  • [50] In-situ Observation of Underfill Dispensing Process
    Hu, Dyi Chung
    Hao Chen, Erh
    Lee, Jeffrey Changbing
    Peng Sun, Chia
    Liang, Yu En
    2023 International Conference on Electronics Packaging, ICEP 2023, 2023, : 57 - 58