共 50 条
- [41] Underfill of flip chip on laminates: Simulation and validation IEEE Trans. Compon. Packag. Technol., 2 (168-176):
- [42] Flip chip underfill: A guide for successful processes Advanced Packaging, 2002, 11 (08): : 33 - 37
- [43] Underfill Delamination to Chip Sidewall in Advanced Flip Chip Packages 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 960 - 965
- [44] Correlation of flip chip underfill process parameters and material properties with in-process stress generation 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 838 - 847
- [45] Design and fabrication of a flip-chip-on-chip 3-D packaging structure with a through-silicon via for underfill dispensing IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (03): : 413 - 420
- [46] Experimental Methods in Monitoring Voids Formation During Flip Chip Underfill Cure Process 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 556 - 561
- [47] No-clean assembly process conditions - Effects on flip-chip/underfill reliability INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2001, : 42 - 45
- [48] An innovative underfill process for high-speed SNIT CSPBGA flip chip assembly IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 17 - 21
- [49] The effect of flux residue and substrate wettability on underfill flow process in flip chip packages 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 467 - 473
- [50] In-situ Observation of Underfill Dispensing Process 2023 International Conference on Electronics Packaging, ICEP 2023, 2023, : 57 - 58