Comparison of Lidless & Overmold Flip Chip Package with 40nm Ultra Low-K Silicon Technology

被引：2
|
作者：
Prasad, Aparna [1 ]
Kang, Teck Gyu [1 ]
Li, Yuan [1 ]
Robinson, Dale [2 ]
Pasia, Rodel [2 ]
Yoo, Bosun [2 ]
机构：
[1] Altera Corp, 101 Innovat Dr, San Jose, CA 95134 USA
[2] Amkor Technol, Chandler, AZ 85284 USA
来源：
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词：
D O I：
10.1109/ECTC.2010.5490881
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Current portable electronic products are driving component packaging towards Flip Chip Packaging Technologies for integrating multiple electrical functionalities. The driver for flip chip continues to be performance and small form factor. This paper evaluates the lidless and molded flip chip packages with 40nm ultra low K (ULK) Silicon Technology. A comparative study on the two package types is carried out showing the effect of substrate core thickness and die thickness on the package coplanarity. Second level solder fatigue life between the two packages are also discussed. Finite Element Method (FEM) is done using various packaging design parameters and material properties for two packages types to study their effect on the key output parameters like stress in ULK Silicon, component and board level reliability.
引用
收藏
页码：31 / 35
页数：5
相关论文
共 50 条
  • [21] Chip-Package Interaction and Crackstop Study for Cu/Ultra low-k Interconnects
    Zhang, Xuefeng
    Smith, Ryan S.
    Huang, Rui
    Ho, Paul S.
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 197 - +
  • [22] A Study on the Chip-Package-Interaction for Advanced Devices with Ultra Low-k Dielectric
    Lee, Seok Won
    Jang, Byoung Wook
    Kim, Jong Kook
    Jung, Yoon Ha
    Kim, Young Bae
    Song, Ho Geon
    Kang, Sa Yoon
    Kang, Young Min
    Lee, Sang Man
    Park, Ki Chul
    Ju, Chi Sun
    Kim, Gun Rae
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1613 - 1617
  • [23] Chip-Package interaction stress analysis and optimization for a 14nm extreme low-k chip of FCCSP package
    Han, Shunfeng
    Li, Dejian
    Feng, Xi
    Guan, Yuan
    Li, Bofu
    Li, Dameng
    Liu, Yunting
    Liu, Fengman
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [24] Differential Heating/Cooling Chip Joining Method to Prevent Chip Package Interaction Issue in Large Die with Ultra Low-k Technology
    Sakuma, Katsuyuki
    Smith, Kurt
    Tunga, Krishna
    Perfecto, Eric
    Wassick, Thomas
    Pompeo, Frank
    Nah, Jae-Woong
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 430 - 435
  • [25] A 45 nm CMOS node Cu/Low-k/ultra low-k PECVD SiCOH (k=2.4) BEOL technology
    Sankaran, S.
    Arai, S.
    Augur, R.
    Beck, M.
    Biery, G.
    Bolom, T.
    Bonilla, G.
    Bravo, O.
    Chanda, K.
    Chae, M.
    Chen, F.
    Clevenger, L.
    Cohen, S.
    Cowley, A.
    Davis, P.
    Demarest, J.
    Doyle, J.
    Dimitrakopoulos, C.
    Economikos, L.
    Edelstein, D.
    Farooq, M.
    Filippi, R.
    Fitzsimmons, J.
    Fuller, N.
    Gates, S. M.
    Greco, S. E.
    Grill, A.
    Grunow, S.
    Hannon, R.
    Ida, K.
    Jung, D.
    Kaltalioglu, E.
    Kelling, M.
    Ko, T.
    Kumar, K.
    Labelle, C.
    Landis, H.
    Lane, M. W.
    Landers, W.
    Lee, M.
    Li, W.
    Liniger, E.
    Liu, X.
    Lloyd, J. R.
    Liu, W.
    Lustig, N.
    Malone, K.
    Marokkey, S.
    Matusiewicz, G.
    McLaughlin, P. S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 89 - +
  • [26] Impact of low-K wire bond stacked flip chip CSP package material on reliability test
    Lin, Tsung-Shu
    Wang, Chen-hsiao
    Lin, Joe
    Chen, K. M.
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 22 - +
  • [27] Stress Analysis of the Low-k Layer in a Flip-Chip Package with an Oblong Copper Pillar Bump
    Song, Cha Gyu
    Kwon, Oh Young
    Jung, Hoon Sun
    Sohn, EunSook
    Choa, Sung-Hoon
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2017, 9 (08) : 1139 - 1145
  • [28] Reliability of Large Die Ultra Low-k Lead-Free Flip Chip Packages
    Yip, Laurene
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 877 - 881
  • [29] Reliability of Cu Pillar Bumps for Flip-Chip Packages with Ultra Low-k Dielectrics
    Wang, Yiwei
    Lu, Kuan H.
    Im, Jay
    Ho, Paul S.
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1404 - 1410
  • [30] Underfill characterization for low-k dielectric/Cu interconnect IC flip-chip package reliability
    Tsao, PH
    Huang, C
    Lii, MJ
    Su, B
    Tsai, NS
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 767 - 769
12345