A novel low power bus coding technique for nanometer technology

被引：0

作者：

Zhao, Xin ^{[1
]}

Tian, Xi ^{[1
]}

Yan, ShaoShi ^{[1
]}

Guan, Yongfeng ^{[1
]}

机构：

[1] Natl Univ Def Technol, Sch Elect Sci & Engn, Changsha 410073, Peoples R China

来源：

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

inter-wire capacitance; bus coding; low power;

D O I：

10.1109/ICASIC.2007.4415817

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The power dissipation on data bus is becoming a significant contributor to total power dissipation of nanometer CMOS circuits. As technology scales, the inter-wire capacitance increases greatly. The power consumed on inter-wire capacitance exceeds. on the grounded capacitance. In this paper, a new low power data bus coding technology is introduced which considers the inter-wire capacitance sufficiently. This method can be achieved with less hardware and the power dissipation can be reduced by 32.1% for 32-bit bus.

引用

页码：1066 / 1069

页数：4

共 50 条

[41] A Novel Low Power Technique for FinFET Domino OR Logic
Kajal
Sharma, Vijay Kumar
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (07)
[42] A novel power optimization technique for ultra-low power RFICs
Shameli, Amin
Heydari, Payam
ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 274 - 279
[43] A novel low power NOR gate in SOICMOS technology
Aezinia, Fatemeh
Forouzandeh, Behjat
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1403 - +
[44] A low-energy adaptive bus coding scheme
Bishop, B
Bahuman, A
IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 118 - 122
[45] Crosstalk-noise-aware bus coding with low-power ground-gated repeaters
Jiao, Hailong
Wang, Rui
He, Yifan
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (02) : 280 - 289
[46] Novel power & communication bus concept
Inniss, Brian, 2000, IEEE, Piscataway, NJ, United States
[47] A novel power & communication bus concept
Inniss, B
INTELEC(R): TWENTY-SECOND INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, 2000, : 224 - 230
[48] DESIGN OF LOW POWER 14T FULL ADDER CELL USING DOUBLE GATE MOSFET WITH MTCMOS REDUCTION TECHNIQUE AT 45 NANOMETER TECHNOLOGY
Shrivastava, Anuj Kumar
Akashe, Shyam
INTERNATIONAL JOURNAL OF NANOSCIENCE, 2013, 12 (06)
[49] A novel analysis method of bus signal transmission and a proposal for high-speed low-power bus circuit
Saito, S
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 89 - 92
[50] Synchronous VME64x Block Transfers with Bus-Invert Coding For Low Noise, Low Power Performance
Aloisio, Alberto
Branchini, Paolo
IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 132 - +

← 1 2 3 4 5 →