Correlation method based mask to mask overlay metrology for 32nm node and beyond

被引:2
|
作者
Seidel, D. [1 ]
Arnz, M. [2 ]
Beyer, D. [1 ]
机构
[1] Carl Zeiss SMS GmbH, D-07745 Jena, Germany
[2] Carl Zeiss SMT AG, D-73447 Oberkochen, Germany
关键词
photomask metrology; registration; mask to mask overlay; second layer alignment; image analysis;
D O I
10.1117/12.896899
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The new photomask registration and overlay metrology system PROVE (TM) at Carl Zeiss has been developed and already delivered to customers to meet the increased industry requirements for pattern registration tools in terms of resolution and in-die measurement capability. Main drivers of the tool performance specifications are double exposure and double patterning approaches which will help to extend the 193nm lithography platforms while keeping the semiconductor industry conform to ITRS roadmap requirements. To guarantee the demanding tool performance, PROVE (TM) features highly stable hardware components for the stage and environmental control. Moreover, sophisticated image analysis algorithms as for instance correlation methods have been developed to overcome limitations of standard approaches. In this paper we focus on mask-to-mask overlay metrology as one of the critical components of modern lithography. To achieve the challenging requirements with the PROVE (TM) tool, an overlay reproducibility budget is prepared that takes into account stage, image analysis and global effects like mask loading and environmental control. The corresponding parts of the budget are quantified by means of PROVE (TM) overlay measurements, performed on typical box-in-frame structures. This allows the identification of critical error contributions and the corresponding improvement strategies. In particular, it will be shown, that the new developed correlation methods of PROVE (TM) will significantly reduce image analysis and camera noise contributions.
引用
收藏
页数:13
相关论文
共 50 条
  • [31] Cell projection use in mask-less lithography for 45nm & 32nm logic nodes
    Manakli, S.
    Komami, H.
    Takizawa, M.
    Mitsuhashi, T.
    Pain, L.
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES, 2009, 7271
  • [32] Scalability of Direct Silicon Bonded (DSB) technology for 32nm node and beyond
    Yin, Haizhou
    Sung, C. Y.
    Saenger, K. L.
    Hamaguchi, M.
    Hasumi, R.
    Ohuchi, K.
    Ng, H.
    Zhang, R.
    Stein, K. J.
    Wallner, T. A.
    Li, J.
    Ott, J. A.
    Chen, X.
    Luo, Z. J.
    Rovedo, N.
    Fogel, K.
    Pfeiffer, G.
    Kleinhenz, R.
    Bendernagel, R.
    Sadanal, D. K.
    Takayanagi, M.
    Ishimaru, K.
    Crowder, S. W.
    Park, D.
    Khare, M.
    Shahidi, G.
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 222 - +
  • [33] Phase metrology on 45-nm node phase-shift mask structures
    Lee, Kyung M.
    Tavassoli, Malahat
    Buttgereit, Ute
    Seidel, Dirk
    Birkner, Robert
    Perlitz, Sascha
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [34] Mask Inspection method for 45nm node device
    Oh, Sunghyun
    Choi, Yongkyoo
    Hwang, Daeho
    Jeong, Goornin
    Han, Oscar
    PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730
  • [35] Extending immersion lithography to the 32nm node
    Warrick, Scott
    Conley, Will
    Farys, Vincent
    Benndorf, Michael
    Gemmink, Jan-Willem
    Trouiller, Yorick
    Belledent, Jerome
    Jovanovic, Dejan
    Gouraud, Pascal
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [36] 130 nm node mask development
    Chabala, JM
    Weaver, S
    Alexander, D
    Lu, MY
    Kim, NW
    Cole, D
    17TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS, 2001, 4349 : 42 - 50
  • [37] MoSi absorber photomask for 32nm node
    Konishi, Toshio
    Kojima, Yosuke
    Takahashi, Hiroyuki
    Tanabe, Masato
    Haraguchi, Takashi
    Lamantia, Matthew
    Fukushima, Yuichi
    Okuda, Yoshimitsu
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XV, PTS 1 AND 2, 2008, 7028
  • [38] Enabling double patterning at the 32nm node
    Monahan, Kevin M.
    ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 126 - 129
  • [39] Mask repair using layout-based pattern copy for the 65 nm node and beyond
    Boegli, Volker
    Auth, Nicole
    Hofmann, Uli
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
  • [40] Detectability and printability of EUVL mask blank defects for the 32 nm HP node
    Cho, Wonil
    Han, Hak-Seung
    Goldberg, Kenneth A.
    Kearney, Patrick A.
    Jeon, Chan-Uk
    PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730