Multiscale optical design for global chip-to-chip optical interconnections and misalignment tolerant packaging

被引:28
|
作者
Christensen, MP [1 ]
Milojkovic, P
McFadden, MJ
Haney, MW
机构
[1] So Methodist Univ, Dept Elect Engn, Dallas, TX 75205 USA
[2] Appl Photon, Fairfax, VA 22030 USA
[3] Univ Delaware, Coll Engn, Photon Architectures Ctr, Newark, DE 19716 USA
关键词
optical design; optical interconnections; vertical cavity surface emitting lasers (VCSELs);
D O I
10.1109/JSTQE.2003.814414
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As transistor densities on integrated circuits (ICs) continue to grow, off-chip bandwidth is becoming an ever-increasing performance-limiting bottleneck in systems. Electronic multichip module and printed circuit board packaging technology has not kept pace with the growth of interchip interconnection requirements. Recent advances in "smart pixel" technology offer the potential to use optical interconnects to overcome the intercbip input/output bottleneck by linking dense arrays of vertical cavity surface emitting lasers and photodetectors. For optical interconnections to be relevant to real systems they must be able to be manufactured and packaged inexpensively and robustly. This paper introduces an optical design and packaging approach that utilizes multiple sizes (or scales) of optical elements to simplify the design of the optical interconnection and coupling while providing an enhanced degree of insensitivity to misalignments; inherent in the packaging of these systems. The scales of the optical elements described are: the size of the IC (termed macrooptical); the size of the pitch of optical I/O (termed microoptical); and sizes in between (termed minioptical) which are smaller than the size of the IC but cover several optical I/O. This paper describes, the utility of elements of each of these scales and shows that, through the combination of them, simple robust systems can be constructed. Two case studies for applying this multiscale optical design are examined. The first case study is a global chip-to-chip optical interconnection module (termed free-spice accelerator for switching terabit networks) that uses a macrolens array and mirror to effect the all-to-all optical interconnection pattern among an array of ICs on a single board. Micro- and miniscale optical elements simplify the design of the macro-lens by performing corrections at scales where they are. more effective. In this system, over. 11000 optical links are implemented across a five inch multichip module with diffraction limited RMS spot sizes and registration errors less than 5 mum. the second case study analyzes designs for board-to-board optical interconnections with throw-distances ranging from one millimeter to several centimeters. In this case, micro- and miniscale optical interconnections provide insensitivity to misalignments. The results show the feasibility of an optical coupler that can tolerate the typical packaging misalignments of 5 to 10 mil without placing rigid constraints on the angular sensitivity of the modules. The multiscale optical interconnection and coupling concept is shown to provide an approach to simplifying design and packaging and, therefore, the costs associated with implementing optical interconnection systems.
引用
收藏
页码:548 / 556
页数:9
相关论文
共 50 条
  • [41] A WDM CMOS Photonic Platform for Chip-to-Chip Optical Interconnects
    Zheng, Xuezhe
    Krishnainoorthy, Ashok V.
    2014 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2014,
  • [42] Optical Chip-to-Chip Link System by Using Optical Wiring Method for Reducing EMI
    Cho, In-Kui
    Yun, Jae-Hoon
    Jeong, Myung-Yung
    Park, Hyo-Hoon
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (03): : 722 - 728
  • [43] Low Power Laser Driver Design in 28 nm CMOS for on-Chip and Chip-to-Chip Optical Interconnect
    Belfiore, Guido
    Szilagyi, Laszlo
    Henker, Ronny
    Ellinger, Frank
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
  • [44] Characterization of Chip-to-Chip Wireless Interconnections Based on Capacitive Coupling
    Cardu, R.
    Franchi, E.
    Guerrieri, R.
    Scandiuzzo, M.
    Cani, S.
    Perugini, L.
    Spolzino, S.
    Canegallo, R.
    PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 375 - 380
  • [45] A 2.5-mW SOSCMOS optical receiver for chip-to-chip interconnect
    Apsel, A
    Fu, ZT
    Andreou, AG
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2004, 22 (09) : 2149 - 2157
  • [46] A Monolithically-Integrated Chip-to-Chip Optical Link in Bulk CMOS
    Sun, Chen
    Georgas, Michael
    Orcutt, Jason
    Moss, Benjamin
    Chen, Yu-Hsin
    Shainline, Jeffrey
    Wade, Mark
    Mehta, Karan
    Nammari, Kareem
    Timurdogan, Erman
    Miller, Daniel
    Tehar-Zahav, Ofer
    Sternberg, Zvi
    Leu, Jonathan
    Chong, Johanna
    Bafrali, Reha
    Sandhu, Gurtej
    Watts, Michael
    Meade, Roy
    Popovic, Milos
    Ram, Rajeev
    Stojanovic, Vladimir
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (04) : 828 - 844
  • [47] 10 Gb/s VCSEL transmitter for Chip-to-chip Optical Interconnection
    Vu, Nguyen Anh
    Lee, Tae-Woo
    Park, Hyo-Hoon
    OPTICAL TRANSMISSION, SWITCHING, AND SUBSYSTEMS IV, PTS 1 AND 2, 2006, 6353
  • [48] Chip-to-chip optical interconnects use free space to transfer data
    Bursky, D
    ELECTRONIC DESIGN, 1999, 47 (25) : 32 - 32
  • [49] Chip-to-chip Optical Data Communications using Polarization Division Multiplexing
    Ivanovich, Darko
    Zhao, Chenfeng
    Zhang, Xuan
    Chamberlain, Roger D.
    Deliwala, Amit
    Gruev, Viktor
    2020 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2020,
  • [50] Loss analysis for a two wire optical waveguide for chip-to-chip communication
    Dickason, Jonathan
    Goossen, Keith
    2013 IEEE OPTICAL INTERCONNECTS CONFERENCE, 2013, : 76 - 77