Threshold voltage instabilities in high-k gate dielectric stacks

被引:211
|
作者
Zafar, S [1 ]
Kumar, A [1 ]
Gusev, E [1 ]
Cartier, E [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Div Res, Semicond Res & Dev Ctr, Yorktown Hts, NY 10598 USA
关键词
charge trapping; high k; hot carriers; NBTI; threshold voltage reliability;
D O I
10.1109/TDMR.2005.845880
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Over recent years, there has been increasing research and development efforts to replace SiO2 with high dielectric constant (high-kappa) materials such as HfO2, HfSiO2 and Al2O3. An important transistor reliability issue is the threshold voltage stability under prolonged stressing. In these materials, threshold voltage is observed to shift with stressing time and conditions, thereby giving rise to threshold voltage instabilities. In this paper, we review various causes of threshold voltage instability: charge trapping under positive bias stressing, positive charge creation under negative bias stressing (NBTI), hot-carrier stressing, de-trapping and transient charge trapping effects in high-kappa gate dielectric stacks. Experimental and modeling studies for these threshold voltage instabilities are reviewed.
引用
收藏
页码:45 / 64
页数:20
相关论文
共 50 条
  • [21] Models on threshold voltage/subthreshold swing and structural design of high-k gate dielectric GeOI MOSFET
    Fan Min-Min
    Xu Jing-Ping
    Liu Lu
    Bai Yu-Rong
    Huang Yong
    ACTA PHYSICA SINICA, 2014, 63 (08)
  • [22] Advanced nanoanalysis of high-k dielectric stacks
    MacKenzie, M.
    Craven, A. J.
    McComb, D. W.
    De Gendt, S.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2006, 153 (09) : F215 - F218
  • [23] Spectrum imaging of high-k dielectric stacks
    MacKenzie, M
    Craven, AJ
    McComb, DW
    Hamilton, DA
    McFadzean, S
    ELECTRON MICROSCOPY AND ANALYSIS 2003, 2004, (179): : 299 - 302
  • [24] Recent Findings In Electrical Behavior Of CMOS High-k Dielectric/Metal Gate Stacks
    Ghibaudo, G.
    Coignus, J.
    Charbonnier, M.
    Mitard, J.
    Leroux, C.
    Garros, X.
    Clerc, R.
    Reimbold, G.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 773 - 804
  • [25] DIELECTRIC PROPERTIES OF ER-DOPED HFTIO FILMS FOR HIGH-K GATE STACKS
    Li, Xianfei
    Wu, Ping
    Wang, Hui
    Pei, Yili
    Chen, Sen
    Zhang, Shiping
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION, 2011, VOL 11, 2012, : 43 - 46
  • [26] The Effect of Interface Thickness of High-k/Metal Gate Stacks on NFET Dielectric Reliability
    Linder, Barry P.
    Cartier, Eduard
    Krishnan, Siddarth
    Stathis, James H.
    Kerber, Andreas
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 510 - +
  • [27] Dielectric breakdown and charge trapping of ultrathin ZrHfO/SiON high-k gate stacks
    Wan, Rui
    Yan, Jiong
    Kuo, Yue
    Lu, Jiang
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (03) : 1639 - 1641
  • [28] Chemical processing and materials compatibility of high-K dielectric materials for advanced gate stacks
    Guan, JJ
    Gale, GW
    Bersuker, G
    Jackson, M
    Huff, HR
    ULTRA CLEAN PROCESSING OF SILICON SURFACES 2000, 2001, 76-77 : 19 - 22
  • [29] A nanoanalytical investigation of high-k dielectric gate stacks for GaAs based MOSFET devices
    Longo, P.
    Craven, A. J.
    Holland, M. C.
    Moran, D. A. J.
    Thayne, I. G.
    MICROELECTRONIC ENGINEERING, 2009, 86 (03) : 214 - 217
  • [30] Carrier scattering in high-k/metal gate stacks
    Zeng, Zaiping
    Triozon, Francois
    Niquet, Yann-Michel
    JOURNAL OF APPLIED PHYSICS, 2017, 121 (11)