Asymmetric Allocation in a Shared Flexible Signature Module for Multicore Processors

被引:0
|
作者
Orosa, Lois [1 ]
Bruguera, Javier D. [2 ]
Antelo, Elisardo [3 ]
机构
[1] Univ Estadual Campinas, Inst Comp, Campinas, SP, Brazil
[2] ARM, Cambridge, England
[3] Univ Santiago de Compostela, Dept Elect & Comp Sci, Santiago De Compostela, Spain
来源
COMPUTER JOURNAL | 2016年 / 59卷 / 10期
关键词
signatures; Bloom filters; multithreaded applications; multicore architectures; TRANSACTIONAL MEMORY; BLOOM FILTERS;
D O I
10.1093/comjnl/bxw010
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware signatures based on Bloom filters are used to support and accelerate membership query in a set of items. They use modest hardware at the cost of false positives, but never produce false negatives. Signatures were traditionally used in different distributed and network applications, but in recent years their use has been extended to other fields (for instance, support for manycore/multicore parallel programming, such as data race detection, deterministic replay or transactional memory (TM)). One drawback of signatures is that they have a fixed size, and what is a good signature size for one application, may be not appropriate for another. Recently, we proposed a shared hardware module for managing signatures based on a collection of Bloom filters. It has the characteristic of hosting a variable number of signatures that change their size in runtime to adapt to the demand of the applications. However, the assignment of resources follows a single symmetric policy for all allocations leading to a module with a limited adaptability to the workloads. In this paper, we explore new techniques to allocate signatures in an asymmetric way in this module, with the aim of optimizing the resources and reducing even more the number of false positives. We explore several asymmetric strategies and their efficient hardware implementation, and we show specific examples using TM as a driver application. The results show that these strategies lead to a significant reduction in the number of false positives compared with symmetric policies.
引用
收藏
页码:1453 / 1469
页数:17
相关论文
共 50 条
  • [21] Survey of Scheduling Techniques for Addressing Shared Resources in Multicore Processors
    Zhuravlev, Sergey
    Carlos Saez, Juan
    Blagodurov, Sergey
    Fedorova, Alexandra
    Prieto, Manuel
    ACM COMPUTING SURVEYS, 2012, 45 (01)
  • [22] Dynamic Core Allocation and Packet Scheduling in Multicore Network Processors
    Iqbal, Muhammad Faisal
    Holt, Jim
    Ryoo, Jee Ho
    de Veciana, Gustavo
    John, Lizy K.
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (12) : 3646 - 3660
  • [23] CHOAMP: Cost Based Hardware Optimization for Asymmetric Multicore Processors
    Sreelatha, Jyothi Krishna Viswakaran
    Balachandran, Shankar
    Nasre, Rupesh
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (02): : 163 - 176
  • [24] Approximation-aware Task Deployment on Asymmetric Multicore Processors
    Mo, Lei
    Kritikakou, Angeliki
    Sentieys, Olivier
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1513 - 1518
  • [25] Near-optimal replacement policies for shared caches in multicore processors
    Javier Díaz
    Pablo Ibáñez
    Teresa Monreal
    Víctor Viñals
    José M. Llabería
    The Journal of Supercomputing, 2021, 77 : 11756 - 11785
  • [26] A Program Phase Detection Method based on Architectural Signature for Multicore Processors
    Khaleghzadeh, Hamid Reza
    Deldari, Hossein
    PROCEEDINGS OF THE 2011 INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2011, : 46 - 53
  • [27] Near-optimal replacement policies for shared caches in multicore processors
    Diaz, Javier
    Ibanez, Pablo
    Monreal, Teresa
    Vinals, Victor
    Llaberia, Jose M.
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (10): : 11756 - 11785
  • [28] Collaborative Heterogeneity-Aware OS Scheduler for Asymmetric Multicore Processors
    Yu, Teng
    Zhong, Runxin
    Janjic, Vladimir
    Petoumenos, Pavlos
    Zhai, Jidong
    Leather, Hugh
    Thomson, John
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 32 (05) : 1224 - 1237
  • [29] On the Interplay between Throughput, Fairness and Energy Efficiency on Asymmetric Multicore Processors
    Saez, J.C. (jcsaezal@ucm.es), 1600, Oxford University Press (61):
  • [30] POSTER: A Collaborative Multi-factor Scheduler for Asymmetric Multicore Processors
    Yu, Teng
    Petoumenos, Pavlos
    Janjic, Vladimir
    Zhu, Mingcan
    Leather, Hugh
    Thomson, John
    2019 28TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2019), 2019, : 486 - 487