Asymmetric Allocation in a Shared Flexible Signature Module for Multicore Processors

被引:0
|
作者
Orosa, Lois [1 ]
Bruguera, Javier D. [2 ]
Antelo, Elisardo [3 ]
机构
[1] Univ Estadual Campinas, Inst Comp, Campinas, SP, Brazil
[2] ARM, Cambridge, England
[3] Univ Santiago de Compostela, Dept Elect & Comp Sci, Santiago De Compostela, Spain
来源
COMPUTER JOURNAL | 2016年 / 59卷 / 10期
关键词
signatures; Bloom filters; multithreaded applications; multicore architectures; TRANSACTIONAL MEMORY; BLOOM FILTERS;
D O I
10.1093/comjnl/bxw010
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware signatures based on Bloom filters are used to support and accelerate membership query in a set of items. They use modest hardware at the cost of false positives, but never produce false negatives. Signatures were traditionally used in different distributed and network applications, but in recent years their use has been extended to other fields (for instance, support for manycore/multicore parallel programming, such as data race detection, deterministic replay or transactional memory (TM)). One drawback of signatures is that they have a fixed size, and what is a good signature size for one application, may be not appropriate for another. Recently, we proposed a shared hardware module for managing signatures based on a collection of Bloom filters. It has the characteristic of hosting a variable number of signatures that change their size in runtime to adapt to the demand of the applications. However, the assignment of resources follows a single symmetric policy for all allocations leading to a module with a limited adaptability to the workloads. In this paper, we explore new techniques to allocate signatures in an asymmetric way in this module, with the aim of optimizing the resources and reducing even more the number of false positives. We explore several asymmetric strategies and their efficient hardware implementation, and we show specific examples using TM as a driver application. The results show that these strategies lead to a significant reduction in the number of false positives compared with symmetric policies.
引用
收藏
页码:1453 / 1469
页数:17
相关论文
共 50 条
  • [1] Asymmetric allocation in a shared flexible signature module for multicore processors
    Orosa, Lois (lois.orosa@ic.unicamp.br), 1600, Oxford University Press (59):
  • [2] Portable Performance on Asymmetric Multicore Processors
    Jibaja, Ivan
    Cao, Ting
    Blackburn, Stephen M.
    McKinley, Kathryn S.
    PROCEEDINGS OF CGO 2016: THE 14TH INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2016, : 24 - 35
  • [3] Throughput Regulation in Shared Memory Multicore Processors
    Chen, X.
    Xiao, H.
    Wardi, Y.
    Yalamanchili, S.
    2015 IEEE 22ND INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2015, : 12 - 20
  • [4] Managing Contention for Shared Resources on Multicore Processors
    Fedorova, Alexandra
    Blagodurov, Sergey
    Zhuravlev, Sergey
    COMMUNICATIONS OF THE ACM, 2010, 53 (02) : 49 - 57
  • [5] Optimizing Graph Algorithms in Asymmetric Multicore Processors
    Krishna, Jyothi V. S.
    Nasre, Rupesh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2673 - 2684
  • [6] Adaptive scheduling on performance asymmetric multicore processors
    Nie, Peng-Cheng
    Duan, Zhen-Hua
    Tian, Cong
    Yang, Meng-Fei
    Jisuanji Xuebao/Chinese Journal of Computers, 2013, 36 (04): : 773 - 781
  • [7] Static timing analysis of shared caches for multicore processors
    Zhang, W. (wzhang4@vcu.edu), 1600, Korean Institute of Information Scientists and Engineers (06):
  • [8] BALANCER: bandwidth allocation and cache partitioning for multicore processors
    Navarro-Torres, Agustin
    Alastruey-Benede, Jesus
    Ibanez, Pablo
    Vinals-Yufera, Victor
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (09): : 10252 - 10276
  • [9] BALANCER: bandwidth allocation and cache partitioning for multicore processors
    Agustín Navarro-Torres
    Jesús Alastruey-Benedé
    Pablo Ibáñez
    Víctor Viñals-Yúfera
    The Journal of Supercomputing, 2023, 79 : 10252 - 10276
  • [10] A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors
    Mittal, Sparsh
    ACM COMPUTING SURVEYS, 2015, 48 (03)