Area Compact 5T Portless SRAM cell for High Density Cache in 65nm CMOS

被引：0

作者：

Yadav, Jitendra Kumar ^{[1
]}

Das, Pallavi ^{[1
]}

Jain, Abhinav ^{[1
]}

Grover, Anuj ^{[2
]}

机构：

[1] IIITD, Delhi, India

[2] STMicroelectronics, Geneva, Switzerland

来源：

2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT) | 2015年

关键词：

5T SRAM cell; low area; portless SRAM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

High performance SOC contains considerable amount of SRAM memory occupying more than 60% of total SOC area. In CMOS process scaling down of feature size enables higher density and lower cost but high density array has significant impact on manufacturing yield and performance parameters of conventional 6T SRAM cell. In this paper we have presented an alternate area compact 5 transistor portless SRAM cell in 65nm CMOS technology. Various performance and reliability issues of 5T cell have been addressed. This 5T cell has shown to have 20-30% area reduction without any significant performance degradation as compared to the conventional 6T SRAM cell.

引用

页数：4

共 50 条

[31] 56.67 fJ/bit single-ended disturb-free 5T loadless 4 kb SRAM using 90 nm CMOS technology
Chua-Chin Wang
Deng-Shain Wang
Sih-Yu Chen
Analog Integrated Circuits and Signal Processing, 2018, 96 : 435 - 443
[32] A Single-ended Disturb-free 5T Loadless SRAM with Leakage Sensor and Read Delay Compensation Using 40 nm CMOS Process
Wang, Chua-Chin
Liao, Chiang-Hsiang
Chen, Sih-Yu
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1126 - 1129
[33] A 0.9V 64Mb 6T SRAM cell with Read and Write assist schemes in 65nm LSTP technology
Mishra, Aparna
Grover, Anuj
2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
[34] A Compact Fully Integrated High-Efficiency 5GHz Stacked Class-E PA in 65nm CMOS based on Transformer-based Charging Acceleration
Chen, Jian
Bhat, Ritesh
Krishnaswamy, Harish
2012 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2012,
[35] Design and Iso-Area Vmin Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS
Chang, Ming-Hung
Chiu, Yi-Te
Hwang, Wei
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (07) : 429 - 433
[36] A 3.55 dB NF Ultra-Compact Noise-Optimized LNA for 5G mm-Wave Bands in 65nm CMOS
Sebastian, Noble
Subbareddy, Chavva
Raja, Immanuel
2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 71 - 75
[37] 65nm high performance SRAM technology with 25F2, 0.16um2 S3 (stacked single-crystal Si) SRAM cell, and stacked peripheral SSTFT for ultra high density and high speed applications
Lim, H
Jung, SM
Rah, Y
Ha, T
Park, H
Chang, C
Cho, W
Park, J
Son, B
Jeong, J
Cho, H
Choi, B
Kim, K
PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 549 - 552
[38] A Near-Threshold Voltage Oriented Digital Cell Library for High-Energy Efficiency and Optimized Performance in 65nm CMOS Process
Jun, Jaehun
Song, Jaegeun
Kim, Chulwoo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (05) : 1567 - 1580
[39] Design of a high performance CNFET 10T SRAM cell at 5nm technology node
Yang, Zihao
Yin, Minghui
You, Yunxia
Li, Zhiqiang
Liu, Xin
Zhang, Weihua
IEICE ELECTRONICS EXPRESS, 2023, 20 (12):
[40] A 5nm Wide Voltage Range Ultra High Density SRAM Design for L2/L3 Cache Applications
Enjapuri, Sriharsha
Gujjar, Deepesh
Sinha, Sandipan
Halli, Ramesh
Trivedi, Manish
2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 151 - 156

← 1 2 3 4 5 →