Lithography process related OPC development and verification demonstration on a sub-90nm Poly layer

被引:1
|
作者
Hung, CY [1 ]
Liu, QW [1 ]
Zhang, LG [1 ]
Shang, S [1 ]
Jost, A [1 ]
机构
[1] Semicond Mfg Int Corp China, Shanghai 201203, Peoples R China
关键词
D O I
10.1117/12.617194
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Using a commercialized product Calibre OPC platform, optical and process models were built that accurately predict wafer-level phenomena for a sub-90nm poly process. The model fidelity relative to nominal wafer data demonstrates excellent result, with EPE errors in the range of +/- 2nm for pitch features and +/- 7 for line-end features. Furthermore, these models accurately predict defocus and off-dose wafer data. Overlaying SEM images with model-predicted print images for critical structures shows that the models are stable and accurate, even in areas especially prone to pinching or bridging. In addition, process window ORC is shown to identify potential failure points within some representative designs, allowing the mask preparation shop to easily identify these areas within the fractured data. And finally, the data and images of mask hotspots will be shown and compared down to wafer level.
引用
收藏
页码:678 / 685
页数:8
相关论文
共 24 条
  • [21] Mass-productive ultra-low temperature ALD SiO2 process promising for sub-90nm memory and logic devices
    Park, JE
    Ku, JH
    Lee, JW
    Yang, JH
    Chu, KS
    Lee, SH
    Park, MH
    Lee, NI
    Kang, HK
    Suh, KP
    Cho, BH
    Kim, BC
    Shin, CH
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 229 - 232
  • [22] Advance of resist profile control in multi-layer resist process for sub-150 nm lithography
    Kimura, Y
    Endo, H
    Endo, A
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XV, PTS 1 AND 2, 1998, 3333 : 347 - 356
  • [23] Development of sub-half micrometric structures with high aspect ratio using a multi-layer lithography e-beam process and plasma dry etching
    Mousinho, AP
    Mansano, RD
    Seabra, AC
    MOLECULAR CRYSTALS AND LIQUID CRYSTALS, 2002, 374 : 167 - 172
  • [24] Experimental Demonstration of Performance Enhancement of MFMIS and MFIS for 5-nm x 12.5-nm Poly-Si Nanowire Gate-All-Around Negative Capacitance FETs Featuring Seed-Layer and PMA-Free Process
    Lee, Shen-Yang
    Chen, Han-Wei
    Shen, Chiuan-Huei
    Kuo, Po-Yi
    Chung, Chun-Chih
    Huang, Yu-En
    Chen, Hsin-Yu
    Chao, Tien-Sheng
    2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 97 - 98