Enhanced performance monitoring architecture for synchronous digital hierarchy networks

被引:0
|
作者
Hershey, PC
Brown, TS
Silio, CB
机构
[1] BT LABS,IPSWICH IP5 7RE,SUFFOLK,ENGLAND
[2] UNIV MARYLAND,DEPT ELECT ENGN,COLLEGE PK,MD 20742
来源
BT TECHNOLOGY JOURNAL | 1996年 / 14卷 / 03期
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Existing high-speed network performance monitoring and measurement devices lack the flexibility to accommodate a comprehensive set of rapidly changing network conditions that require real-time information to ensure network integrity and synchronisation. This paper presents a new enhanced performance measurement/monitoring architecture (EPMA) that provides flexible, centralised, and distributed real-time information monitoring, analysis, and interpretation to support synchronous digital hierarchy (SDH) network management. The paper documents the use of existing SDH interfaces, test tools, and network analysis devices to support EPMA, and presents ideas for modifying existing SDH network equipment to provide EPMA functionality. Also presented are results of a feasibility demonstration of the basic EPMA functions using both existing and EPMA-customised SDH equipment on a model SDH network. These results demonstrate the utility of the EPMA.
引用
收藏
页码:145 / 160
页数:16
相关论文
共 50 条
  • [41] Exploring the Enhanced Performance of a Static Synchronous Compensator with a Super-Capacitor in Power Networks
    Vaidya, Prajakta
    Chandrakar, V. K.
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2022, 12 (06) : 9703 - 9708
  • [42] Digital Object Architecture for IoT Networks
    Al-Bahri, Mahmood
    Ateya, Abdelhamied
    Muthanna, Ammar
    Algarni, Abeer D.
    Soliman, Naglaa F.
    INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2023, 35 (01): : 97 - 110
  • [43] A Digital Transmitter Architecture with Enhanced Delay, Power and Noise Performance for Sensors and IoT Applications
    Sarraf, Mohsen
    Forati, Fatemeh
    PROCEEDINGS OF THE FUTURE TECHNOLOGIES CONFERENCE (FTC) 2018, VOL 2, 2019, 881 : 925 - 932
  • [44] The architecture of transaction networks: a comparative analysis of hierarchy in two sectors
    Luo, Jianxi
    Baldwin, Carliss Y.
    Whitney, Daniel E.
    Magee, Christopher L.
    INDUSTRIAL AND CORPORATE CHANGE, 2012, 21 (06) : 1307 - 1335
  • [45] Design of a reusable IP core; Timing generator for synchronous digital hierarchy systems
    Aliabadi, MR
    Zadeh, AK
    Enabling Technologies for the New Knowledge Society, 2005, : 929 - 934
  • [46] Synchronous Mixing Architecture for Digital Bandwidth Interleaving Sampling System
    Jiang, Xiaochang
    Wu, Jie
    Ma, Yubo
    ELECTRONICS, 2021, 10 (16)
  • [47] Optical performance monitoring using digital coherent receivers and convolutional neural networks
    Cho, Hyung Joon
    Varughese, Siddharth
    Lippiatt, Daniel
    Desalvo, Richard
    Tibuleac, Sorin
    Ralph, Stephen E.
    OPTICS EXPRESS, 2020, 28 (21) : 32087 - 32104
  • [48] Performance evaluation of the optimal hierarchy for cellular networks
    Park, So-Jeong
    Park, Gyung-Leen
    Shin, In-Hye
    Lee, Junghoon
    Kwak, Ho Young
    Kim, Do-Hyeon
    Lee, Sang Joon
    Kang, Min-Soo
    COMPUTATIONAL SCIENCE - ICCS 2007, PT 4, PROCEEDINGS, 2007, 4490 : 449 - +
  • [49] Path-Synchronous Performance Monitoring in HPC Interconnection Networks with Source-Code Attribution
    Yoga, Adarsh
    Chabbi, Milind
    HIGH PERFORMANCE COMPUTING SYSTEMS: PERFORMANCE MODELING, BENCHMARKING, AND SIMULATION (PMBS 2017), 2018, 10724 : 221 - 235
  • [50] SYNCHRONOUS DIGITAL FIBEROPTIC NETWORKS FOR MULTICHANNEL VIDEO TRANSMISSION
    REGNIER, K
    SMPTE JOURNAL, 1995, 104 (01): : 17 - 22