Dynamic schemes for speculative execution of code

被引:0
|
作者
Raghavan, P
Shachnai, H
Yaniv, M
机构
[1] Ver Inc, Sunnyvale, CA 94089 USA
[2] Technion Israel Inst Technol, Dept Comp Sci, IL-32000 Haifa, Israel
关键词
pipeline processors; speculative execution; branch prediction; on-line algorithms;
D O I
10.1016/S0166-5316(02)00229-8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Speculative execution of code is becoming a key technique for enhancing the performance of pipeline processors. In this work we study schemes that predict the execution path of a program based on the history of branch executions. Building on previous work, we present a model for analyzing the effective speedup from pipelining, when speculative execution is employed. We follow this with stochastic analyses of several schemes for speculative execution. A main result of our study is that if we can predict branch resolution with high probability (as in the Pentium Pro processor, e.g.) the Single Path scheme commonly used on modem processors is within factor of 2 from the optimal. We conclude with simulations covering several of the settings that we study. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:125 / 142
页数:18
相关论文
共 50 条
  • [31] Future branches - Beyond speculative execution
    Appelbe, B
    Das, R
    Harmon, R
    PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 1 - 13
  • [32] Speculative plan execution for information gathering
    Barish, Greg
    Knoblock, Craig A.
    ARTIFICIAL INTELLIGENCE, 2008, 172 (4-5) : 413 - 453
  • [33] Abstract Interpretation under Speculative Execution
    Wu, Meng
    Wang, Chao
    PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), 2019, : 802 - 815
  • [34] Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism
    Jeffrey, Mark C.
    Ying, Victor A.
    Subramanian, Suvinay
    Lee, Hyun Ryong
    Emer, Joel
    Sanchez, Daniel
    2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2018, : 217 - 230
  • [35] SPECULATIVE AQUEOUS SPECIATION SCHEMES
    BYRNE, RH
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1992, 204 : 107 - GEOC
  • [36] Dynamic and Speculative Polyhedral Parallelization of Loop Nests Using Binary Code Patterns
    Jimborean, Alexandra
    Clauss, Philippe
    Dollinger, Jean-Francois
    Loechner, Vincent
    Martinez Caamano, Juan Manuel
    2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2013, 18 : 2575 - 2578
  • [37] Speculative disassembly of binary code
    Ben Khadra, M. Ammar
    Stoffel, Dominik
    Kunz, Wolfgang
    2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
  • [38] Improving MapReduce Performance with Partial Speculative Execution
    Wang, Yaoguang
    Lu, Weiming
    Lou, Renjie
    Wei, Baogang
    JOURNAL OF GRID COMPUTING, 2015, 13 (04) : 587 - 604
  • [39] iGPU: Exception Support and Speculative Execution on GPUs
    Menon, Jaikrishnan
    de Kruijf, Marc
    Sankaralingam, Karthikeyan
    2012 39TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2012, : 72 - 83
  • [40] Resource Optimization for Speculative Execution in a MapReduce Cluster
    Xu, Huanle
    Lau, Wing Cheong
    2013 21ST IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS (ICNP), 2013,