Room temperature direct wafer bonding for three dimensional integrated sensors

被引:0
|
作者
Enquist, P [1 ]
机构
[1] Ziptronix, Morrisville, NC 27560 USA
关键词
direct wafer bonding; room-temperature bonding; three-dimensional integrated circuits; hermetic encapsulation; engineered substrates; temperature compensation;
D O I
暂无
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
This paper reviews the state-of-the-art in room -temperature direct wafer bonding and its application to sensors and materials. The fundamental physical and chemical mechanisms that allow bond energies exceeding 1 J/m(2) to be obtained are discussed. Different techniques and configurations compatible with typical semiconductor production ambient conditions are described and compared to alternate bonding technologies. A variety of test structures and reliability results are presented illustrating the efficacy of the technology. A number of different types of sensor applications including substrates for sensor fabrication, the encapsulation of fabricated sensors, and the integration of sensors in three-dimensional systems demonstrate appropriate utilization of the technology.
引用
收藏
页码:307 / 316
页数:10
相关论文
共 50 条
  • [41] Hydrophilic low-temperature direct wafer bonding
    Ventosa, C.
    Rieutord, F.
    Libralesso, L.
    Morales, C.
    Fournel, F.
    Moriceau, H.
    JOURNAL OF APPLIED PHYSICS, 2008, 104 (12)
  • [42] Room Temperature Direct Bonding and Debonding of Polyimide Film on Glass Wafer using Si Intermediate Layer
    Takeuchi, K.
    Fujino, M.
    Suga, T.
    Koizumi, M.
    Someya, T.
    2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IAAC), 2015, : 369 - 372
  • [43] LNOI photonics fabricated on Si wafer by room temperature bonding
    Watanabe, Kaname
    Yamaguchi, Yuya
    Kanno, Atsushi
    Takigawa, Ryo
    2021 7TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2021, : 4 - 4
  • [44] Fine Pitch Wafer-to -Wafer Hybrid Bonding for Three -Dimensional Integration
    Jiang, Xiaofan
    Tao, Zeming
    Yu, Tian
    Jiang, Binbin
    Zhong, Yi
    Yu, Daquan
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [45] Void-free room-temperature silicon wafer direct bonding using sequential plasma activation
    Wang, Chenxi
    Higurashi, Eiji
    Suga, Tadatomo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2526 - 2530
  • [46] Fabrication of Relaxed Germanium on Insulator via Room Temperature Wafer Bonding
    Asadollahi, A.
    Zabel, T.
    Roupillard, G.
    Radamson, H. H.
    Hellstrom, P. -E
    Ostling, M.
    SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 533 - 541
  • [47] Room temperature wafer bonding of silicon, oxidized silicon, and crystalline quartz
    Stefan Bengtsson
    Petra Amirfeiz
    Journal of Electronic Materials, 2000, 29 : 909 - 915
  • [48] Si-Ge Heterostructures Fabricated by Room Temperature Wafer Bonding
    Razek, N.
    Dragoi, V
    Jung, A.
    von Kanel, H.
    SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY, AND APPLICATIONS 15, 2018, 86 (05): : 191 - 197
  • [49] Fabrication of Strained Ge on Insulator via Room Temperature Wafer Bonding
    Asadollahi, A.
    Radamson, H.
    Zabel, T.
    Hellstrom, P. -E
    Ostling, M.
    2014 15TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2014, : 81 - 84
  • [50] Low Temperature Direct Bonding for Hermetic Wafer level Packaging
    Nie, Lei
    Shi, Tielin
    Tang, Zirong
    Liu, Shiyuan
    Liao, Guanglan
    2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 472 - 475