An architecture and implementation of MPEG audio layer III decoder using dual-core DSP

被引：0
|
作者：
Lee, KH [1 ]
Lee, KS [1 ]
Hwang, TH [1 ]
Park, YC [1 ]
Youn, DH [1 ]
机构：
[1] Samsung Thales Co Ltd, Kyonggi Do, South Korea
来源：
ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS | 2001年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
An architecture of MP3 decoder using dual-core DSP is proposed and implemented. It is suitable for portable communication devices such as cellular phones because of high audio quality low-power consumption and cost efficiency.
引用
收藏
页码：336 / 337
页数：2
相关论文
共 50 条
  • [31] A low-power MPEG audio layer III decoder IC with an integrated digital-to-analog converter
    Takala, J
    Roström, J
    Vaaraniemi, T
    Herranen, H
    Ojala, P
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2000, 46 (03) : 896 - 902
  • [32] Design and implementation of a DSP based MPEG-1 audio encoder
    Hoekstra, E
    Shaaban, M
    Czernikowski, R
    Dianat, S
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (01) : 31 - 35
  • [33] Design and implementation of the MPEG-2 multi-channel audio decoder
    Han, YT
    Koh, JS
    Kwon, SH
    Yoo, SK
    Youn, DH
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (06) : 759 - 763
  • [34] A low-power VLSI implementation for variable length decoder in MPEG-1 layer III
    Tsai, TH
    Liu, CN
    Chen, WC
    EMBEDDED PROCESSORS FOR MULTIMEDIA AND COMMUNICATIONS, 2004, 5309 : 30 - 39
  • [35] Evaluating a low-power dual-core architecture
    Liu, Yijun
    Chen, Pinghua
    Xie, Guobo
    Liu, Guangcong
    Li, Zhenkun
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2007, 4847 : 80 - 89
  • [36] Realization and optimization of H.264 decoder for dual-core soc
    Chen, Jia-Ming
    Chen, Chiu-Ling
    Luo, Jian-Liang
    Cheng, Po-Wen
    Yu, Chia-Hao
    Tseng, Shau-Yin
    Shih, Wei-Kuan
    SIGMAP 2007: PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2007, : 309 - +
  • [37] On the implementation of interior point methods for dual-core platforms
    Meszaros, Csaba
    OPTIMIZATION METHODS & SOFTWARE, 2010, 25 (03): : 449 - 456
  • [38] Analyses of the coupled architecture of dual-core embedded processor
    Qu, Lei
    Xie, Keming
    Zhang, Gang
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2003, 25 (SUPPL.):
  • [39] Design and Implementation of a Videotext Extractor on Dual-core Platform
    Fang, Chih-Lun
    Tsai, Tsung-Han
    Kuo, Ren-Chih
    2008 IEEE ASIA-PACIFIC SERVICES COMPUTING CONFERENCE, VOLS 1-3, PROCEEDINGS, 2008, : 896 - 900
  • [40] Dual-Core PLC for Cooperating Projects with Software Implementation
    Hubacz, Marcin
    Trybus, Bartosz
    ELECTRONICS, 2023, 12 (23)
12345